Jingsheng Jason Cong

Citada per

	Totes	Des de 2020
Citacions	40142	12736
Índex h	104	51
Índex i10	469	194

2700

1350

675

2025

199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025189 222 305 430 402 408 400 527 583 532 697 895 1186 1377 1163 1139 1165 1008 1094 1271 1302 1423 1522 1588 1745 2078 2022 2256 2507 2479 2659 2578 241

Accés públic

Mostra-ho tot

107 articles

6 articles

disponibles

no disponibles

Es basa en els requisits de les agències que proporcionen el finançament

Coautors

Glenn ReinmanProfessor of Computer Science, UCLACorreu electrònic verificat a cs.ucla.edu
Zhiru ZhangCornell UniversityCorreu electrònic verificat a cornell.edu
Deming ChenAbel Bliss Professor. University of Illinois at Urbana-ChampaignCorreu electrònic verificat a illinois.edu
Bingjun XiaoUCLACorreu electrònic verificat a cs.ucla.edu
Zhenman FangAssistant Professor, Simon Fraser UniversityCorreu electrònic verificat a sfu.ca
Guojie LuoPeking UniversityCorreu electrònic verificat a pku.edu.cn
Guangyu SunSchool of Integrated Circuits, Peking UniversityCorreu electrònic verificat a pku.edu.cn
Peng LiPostDoc of Computer Science, UCLACorreu electrònic verificat a cs.ucla.edu
Peng ZhangComputer Science, University of Califronia, Los AngelesCorreu electrònic verificat a cs.ucla.edu
Yiping FanXilinx Inc., AutoESL, UCLACorreu electrònic verificat a cs.ucla.edu
YI ZOUUniversity of California Los AngeelsCorreu electrònic verificat a cs.ucla.edu
Peng WeiUniversity of California, Los AngelesCorreu electrònic verificat a cs.ucla.edu
Peipei ZhouAssistant Professor, Brown UniversityCorreu electrònic verificat a brown.edu
David Z. PanProfessor, Silicon Labs Endowed Chair, ECE Dept., University of Texas at AustinCorreu electrònic verificat a ece.utexas.edu
Lei HeProfessor of Electric Engineering, University of California, Los AngelesCorreu electrònic verificat a ee.ucla.edu
Cody (Hao) YuSoftware Engineer @ Anyscale | ex-Amazonian | UCLA PhD ‘19Correu electrònic verificat a anyscale.com
Mau-Chung Frank ChangUniversity of California, Los AngelesCorreu electrònic verificat a ee.ucla.edu
Karthik GururajUniversity of California Los Angeles, Intel CorpCorreu electrònic verificat a intel.com
Yun (Eric) LiangProfessor of EECS, Peking University, ACM Distinguished ScientistCorreu electrònic verificat a pku.edu.cn
T F ChanPresident, King Abdullah University of Science & TechnologyCorreu electrònic verificat a kaust.edu.sa

Segueix

Jingsheng Jason Cong

Volgenau Chair for Engineering Excellence, Computer Science and Electrical Engineering, University

Correu electrònic verificat a cs.ucla.edu - Pàgina d'inici

customized computing FPGA electronic design automation quantum computing


Títol Ordena per cites Ordena per any Ordena per títol	Citada per Citada per	Any
Optimizing FPGA-based accelerator design for deep convolutional neural networks C Zhang, P Li, G Sun, Y Guan, B Xiao, J Cong Proceedings of the 2015 ACM/SIGDA international symposium on field …, 2015	2595	2015
High-Level Synthesis for FPGAs: From Prototyping to Deployment Cong	1069*
FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs J Cong, Y Ding IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 1994	851	1994
Caffeine: Toward uniformed representation and acceleration for deep convolutional neural networks C Zhang, G Sun, Z Fang, P Zhou, P Pan, J Cong IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2018	740	2018
A thermal-driven floorplanning algorithm for 3D ICs J Cong, J Wei, Y Zhang IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004 …, 2004	567	2004
Automated systolic array architecture synthesis for high throughput CNN inference on FPGAs X Wei, CH Yu, P Zhang, Y Chen, Y Wang, H Hu, Y Liang, J Cong Proceedings of the 54th Annual Design Automation Conference 2017, 1-6, 2017	498	2017
Minimizing computation in convolutional neural networks J Cong, B Xiao International conference on artificial neural networks, 281-290, 2014	496	2014
Scaling for edge inference of deep neural networks X Xu, Y Ding, SX Hu, M Niemier, J Cong, Y Hu, Y Shi Nature Electronics 1 (4), 216-222, 2018	447	2018
Performance optimization of VLSI interconnect layout J Cong, L He, CK Koh, PH Madden Integration 21 (1-2), 1-94, 1996	413	1996
FP-DNN: An automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates Y Guan, H Liang, N Xu, W Wang, S Shi, X Chen, G Sun, W Zhang, J Cong 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom …, 2017	412	2017
CMP network-on-chip overlaid with multi-band RF-interconnect MF Chang, J Cong, A Kaplan, M Naik, G Reinman, E Socher, SW Tam 2008 IEEE 14th International Symposium on High Performance Computer …, 2008	368	2008
Application-specific instruction generation for configurable processor architectures J Cong, Y Fan, G Han, Z Zhang Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field …, 2004	309	2004
SACNN: Self-attention convolutional neural network for low-dose CT denoising with self-supervised perceptual loss network M Li, W Hsu, X Xie, J Cong, W Gao IEEE transactions on medical imaging 39 (7), 2289-2301, 2020	307	2020
Combinational logic synthesis for LUT based field programmable gate arrays J Cong, Y Ding ACM Transactions on Design Automation of Electronic Systems (TODAES) 1 (2 …, 1996	290	1996
Provably good performance-driven global routing J Cong, AB Kahng, G Robins, M Sarrafzadeh, CK Wong IEEE transactions on computer-aided design of integrated circuits and …, 1992	288	1992
On area/depth trade-off in LUT-based FPGA technology mapping J Cong, Y Ding Proceedings of the 30th International Design Automation Conference, 213-218, 1993	287	1993
An interconnect-centric design flow for nanometer technologies J Cong Proceedings of the IEEE 89 (4), 505-528, 2001	280	2001
Energy-efficient CNN implementation on a deeply pipelined FPGA cluster C Zhang, D Wu, J Sun, G Sun, G Luo, J Cong Proceedings of the 2016 International Symposium on Low Power Electronics and …, 2016	274	2016
mPL6: Enhanced multilevel mixed-size placement TF Chan, J Cong, JR Shinnerl, K Sze, M Xie Proceedings of the 2006 international symposium on Physical design, 212-214, 2006	273	2006
An efficient design and implementation of LSM-tree based key-value store on open-channel SSD P Wang, G Sun, S Jiang, J Ouyang, S Lin, C Zhang, J Cong Proceedings of the Ninth European Conference on Computer Systems, 1-14, 2014	272	2014

En aquests moments el sistema no pot dur a terme l'operació. Torneu-ho a provar més tard.

Articles 1–20

Cites per any

Cites duplicades

Cites combinades

Addició de coautorsCoautors

Segueix

Citada per

Coautors