Folgen
Prashant Nair
Titel
Zitiert von
Zitiert von
Jahr
Low-cost inter-linked subarrays (LISA): Enabling fast inter-subarray data movement in DRAM
KK Chang, PJ Nair, D Lee, S Ghose, MK Qureshi, O Mutlu
2016 IEEE International Symposium on High Performance Computer Architecture …, 2016
2652016
AVATAR: A variable-retention-time (VRT) aware refresh for DRAM systems
MK Qureshi, DH Kim, S Khan, PJ Nair, O Mutlu
2015 45th Annual IEEE/IFIP International Conference on Dependable Systems …, 2015
2612015
ArchShield: Architectural framework for assisting DRAM scaling by tolerating high error rates
PJ Nair, DH Kim, MK Qureshi
ACM SIGARCH Computer Architecture News 41 (3), 72-83, 2013
2292013
Architectural support for mitigating row hammering in DRAM memories
DH Kim, PJ Nair, MK Qureshi
IEEE Computer Architecture Letters 14 (1), 9-12, 2014
2022014
DEUCE: Write-efficient encryption for non-volatile memories
V Young, PJ Nair, MK Qureshi
ACM SIGARCH Computer Architecture News 43 (1), 33-44, 2015
1902015
A case for multi-programming quantum computers
P Das, SS Tannu, PJ Nair, M Qureshi
Proceedings of the 52nd Annual IEEE/ACM International Symposium on …, 2019
1152019
Morphable counters: Enabling compact integrity trees for low-overhead secure memories
G Saileshwar, PJ Nair, P Ramrakhyani, W Elsasser, JA Joao, MK Qureshi
2018 51st Annual IEEE/ACM International Symposium on Microarchitecture …, 2018
1132018
A case for refresh pausing in DRAM memory systems
P Nair, CC Chou, MK Qureshi
2013 IEEE 19th International Symposium on High Performance Computer …, 2013
1072013
Synergy: Rethinking secure-memory design for error-correcting memories
G Saileshwar, PJ Nair, P Ramrakhyani, W Elsasser, MK Qureshi
2018 IEEE International Symposium on High Performance Computer Architecture …, 2018
1042018
XED: Exposing On-Die Error Detection Information for Strong Memory Reliability
PJ Nair, V Sridharan, MK Qureshi
Computer Architecture (ISCA), 2016 ACM/IEEE 43rd Annual International …, 2016
1012016
Randomized row-swap: Mitigating row hammer by breaking spatial correlation between aggressor and victim rows
G Saileshwar, B Wang, M Qureshi, PJ Nair
Proceedings of the 27th ACM International Conference on Architectural …, 2022
792022
Hydra: Enabling low-overhead mitigation of row-hammer at ultra-low thresholds via hybrid tracking
M Qureshi, A Rohan, G Saileshwar, PJ Nair
Proceedings of the 49th Annual International Symposium on Computer …, 2022
712022
Taming the instruction bandwidth of quantum computers via hardware-managed error correction
SS Tannu, ZA Myers, PJ Nair, DM Carmean, MK Qureshi
Proceedings of the 50th Annual IEEE/ACM International Symposium on …, 2017
712017
Reducing read latency of phase change memory via early read and turbo read
PJ Nair, C Chou, B Rajendran, MK Qureshi
2015 IEEE 21st International Symposium on High Performance Computer …, 2015
702015
Accelerating Recommendation System Training by Leveraging Popular Choices
M Adnan, YE Maboud, D Mahajan, PJ Nair
Proc. VLDB Endow. 15 (1), 127–140, 2021
672021
Citadel: Efficiently protecting stacked memory from tsv and large granularity failures
PJ Nair, DA Roberts, MK Qureshi
ACM Transactions on Architecture and Code Optimization (TACO) 12 (4), 1-24, 2016
632016
Scalable and secure row-swap: Efficient and safe row hammer mitigation in memory systems
J Woo, G Saileshwar, PJ Nair
2023 IEEE International Symposium on High-Performance Computer Architecture …, 2023
512023
Aqua: Scalable rowhammer mitigation by quarantining aggressor rows at runtime
A Saxena, G Saileshwar, PJ Nair, M Qureshi
2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO), 108-123, 2022
502022
Safeguard: Reducing the security risk from row-hammer via low-cost integrity protection
A Fakhrzadehgan, YN Patt, PJ Nair, MK Qureshi
2022 IEEE International Symposium on High-Performance Computer Architecture …, 2022
462022
Dice: Compressing dram caches for bandwidth and capacity
V Young, PJ Nair, MK Qureshi
Proceedings of the 44th Annual International Symposium on Computer …, 2017
462017
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20