Folgen
Prof. (Dr.) V. K. Tomar
Prof. (Dr.) V. K. Tomar
Coordinator, B. Tech. ECE (VLSI),Department of Electronics & Communication Engineering, GLA
Bestätigte E-Mail-Adresse bei gla.ac.in
Titel
Zitiert von
Zitiert von
Jahr
A review on performance evaluation of different low power SRAM cells in nano-scale era
H Kumar, VK Tomar
Wireless Personal Communications 117 (3), 1959-1984, 2021
502021
Design of a stable low power 11-T static random access memory cell
A Sachdeva, VK Tomar
Journal of circuits, Systems and Computers 29 (13), 2050206, 2020
432020
Performance Evaluation of 6T, 7T, 8T, and 9T SRAM cell Topologies at 90 nm Technology Node
D Mittal, VK Tomar
2020 11th International Conference on Computing, Communication and …, 2020
412020
Design of 10T SRAM cell with improved read performance and expanded write margin
A Sachdeva, VK Tomar
IET Circuits, Devices & Systems 15 (1), 42-64, 2021
342021
Design of multi-cell upset immune single-end SRAM for low power applications
A Sachdeva, VK Tomar
AEU-International Journal of Electronics and Communications 128, 153516, 2021
342021
Design of low power half select free 10T static random-access memory cell
A Sachdeva, VK Tomar
Journal of Circuits, Systems and Computers 30 (04), 2150073, 2021
322021
A Schmitt-trigger based low read power 12T SRAM cell
A Sachdeva, VK Tomar
Analog integrated circuits and signal processing 105 (2), 275-295, 2020
312020
Design of low power with expanded noise margin subthreshold 12T SRAM cell for ultra-low power devices
H Kumar, VK Tomar
Journal of Circuits, Systems and Computers 30 (06), 2150106, 2021
272021
“Stability Analysis of Sub-threshold 6T SRAM cell at 45nm for IoT application”
HKVK Tomar
International Journal of Recent Technology and Engineering 8 (2), 2434-2438, 2019
242019
FinFET technology: as a promising alternatives for conventional MOSFET technology
PU Jain, VK Tomar
2020 International Conference on Emerging Smart Computing and Informatics …, 2020
232020
Design of a soft error hardened SRAM cell with improved access time for embedded systems
VK Tomar, A Sachdeva
Microprocessors and Microsystems 90, 104445, 2022
182022
Characterization of stable 12T SRAM with improved critical charge
A Sachdeva, VK Tomar
Journal of circuits, Systems and computers 31 (02), 2250023, 2022
182022
A soft-error resilient low power static random access memory cell
A Sachdeva, VK Tomar
Analog Integrated Circuits and Signal Processing 109 (1), 187-211, 2021
172021
Analysis of low power reduction techniques on cache (SRAM) memory
R Agrawal, VK Tomar
2018 9th International Conference on Computing, Communication and Networking …, 2018
172018
Deposition and Characterization of SiON Films using HMDS for the Photonics Applications
VK Tomar, DS Patil, DK Gautam
International Journal of Semiconductor Science & technology 22, PP- 43-48, 2007
172007
Analysis of cache (SRAM) memory for core I™ 7 processor
R Agrawal, VK Tomar
2018 9th international conference on computing, communication and networking …, 2018
162018
Implementation and analysis of power reduction techniques in charge transfer sense amplifier for sub 90nm SRAM
VK Tomar, A Sachdeva
2017 8th International Conference on Computing, Communication and Networking …, 2017
162017
Challenges & security threats in IoT with solution architectures
S Bansal, VK Tomar
2022 2nd International Conference on Power Electronics & IoT Applications in …, 2022
152022
Statistical stability characterization of schmitt trigger based 10-t sram cell design
A Sachdeva, VK Tomar
2020 7th international conference on signal processing and integrated …, 2020
152020
Investigation of sensing properties of NOx adsorbed gas molecules on Fe-doped MoSe₂ monolayer
N Mishra, BP Pandey, B Kumar, VK Tomar, S Kumar
IEEE Sensors Journal 22 (12), 11665-11672, 2022
142022
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20