| G-PASTA: Gpu-accelerated partitioning algorithm for static timing analysis B Zhang, DL Lin, C Chang, CH Chiu, B Wang, WL Lee, CC Chang, ... Proceedings of the 61st ACM/IEEE Design Automation Conference, 1-6, 2024 | 10 | 2024 |
| Parallel and Heterogeneous Timing Analysis: Partition, Algorithm, and System TW Huang, B Zhang, DL Lin, CH Chiu Proceedings of the 2024 International Symposium on Physical Design, 51-59, 2024 | 9 | 2024 |
| Global placement exploiting soft 2D regularity D Fang, B Zhang, H Hu, W Li, B Yuan, J Hu Proceedings of the 2022 International Symposium on Physical Design, 203-210, 2022 | 7 | 2022 |
| GSAP: A GPU-Accelerated Stochastic Graph Partitioner CC Chang, B Zhang, TW Huang Proceedings of the 53rd International Conference on Parallel Processing, 565-575, 2024 | 4 | 2024 |
| Incremental Critical Path Generation for Dynamic Graphs C Chang, CH Chiu, B Zhang, TW Huang 2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 771-774, 2024 | 4 | 2024 |
| Algorithm and hardware co-design for deep learning-powered channel decoder: A case study B Zhang, Y Sui, L Huang, S Liao, C Deng, B Yuan 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-6, 2021 | 4 | 2021 |
| Reinforcement Learning-generated Topological Order for Dynamic Task Graph Scheduling CH Chiu, C Morchdi, Y Zhou, B Zhang, C Chang, TW Huang IEEE High-performance and Extreme Computing Conference (HPEC), 2024 | 3 | 2024 |
| PathGen: An Efficient Parallel Critical Path Generation Algorithm C Chang, B Zhang, CH Chiu, DL Lin, YH Chung, WL Lee, Z Guo, Y Lin, ... IEEE/ACM Asia and South Pacific Design Automation Conference (ASP-DAC), 2025 | 2 | 2025 |
| Vlsi hardware architecture of neural a* path planner L Huang, X Zang, Y Gong, B Zhang, B Yuan 2022 56th Asilomar Conference on Signals, Systems, and Computers, 334-338, 2022 | 1 | 2022 |
| iTAP: An Incremental Task Graph Partitioner for Task-parallel Static Timing Analysis B Zhang, C Chang, CH Chiu, DL Lin, Y Sui, CC Chang, YH Chung, ... | | 2025 |
| Hardware Architecture for Deep Neural Network Accelerator B Yuan, L Huang, B Zhang Wiley Encyclopedia of Electrical and Electronics Engineering, 1-13, 1999 | | 1999 |
