Seguir
Vakkalakula Bharath Sreenivasulu
Vakkalakula Bharath Sreenivasulu
IIT Patna-Postdoc, NIT Warangal-PhD, UGC-NET, Top 2% Scientist
Dirección de correo verificada de iitp.ac.in - Página principal
Título
Citado por
Citado por
Año
Design insights of nanosheet FET and CMOS circuit applications at 5-nm technology node
V Bharath Sreenivasulu, V Narendar
IEEE Transactions on Electron Devices 69 (8), 4115-4122, 2022
852022
Characterization and optimization of junctionless gate-all-around vertically stacked nanowire FETs for sub-5 nm technology nodes
V Bharath Sreenivasulu, V Narendar
Microelectronics Journal 116, 105214, 2021
642021
A comprehensive analysis of junctionless tri-gate (TG) FinFET towards low-power and high-frequency applications at 5-nm gate length
V Bharath Sreenivasulu, V Narendar
Silicon, 1-13, 2021
602021
Design and temperature assessment of junctionless nanosheet FET for nanoscale applications
VB Sreenivasulu, V Narendar
Silicon 14 (8), 3823-3834, 2022
532022
Junctionless SOI FinFET with Advanced Spacer Techniques for sub-3 nm Technology Nodes
V Bharath Sreenivasulu, V Narendar
AEUE - International Journal of Electronics and Communications 145, 154069, 2022
442022
Performance improvement of spacer engineered n-type SOI FinFET at 3-nm gate length
V Bharath Sreenivasulu, V Narendar
AEU-International Journal of Electronics and Communications 137, 153803, 2021
422021
Design and Deep Insights into Sub-10 nm Spacer Engineered Junctionless FinFET for Nanoscale Applications
V Bharath Sreenivasulu, V Narendar
ECS Journal of Solid State Science and Technology 10 (1), 013008, 2021
422021
Design insights into RF/analog and linearity/distortion of spacer engineered multi‐fin SOI FET for terahertz applications
V Bharath Sreenivasulu, V Narendar
International Journal of RF and Microwave Computer‐Aided Engineering 31 (12 …, 2021
362021
Benchmarking of multi-bridge-channel FETs towards analog and mixed-mode circuit applications
VB Sreenivasulu, NA Kumari, L Vakkalakula, AK Panigrahy, J Singh, ...
IEEE Access, 2024
352024
Exploring the Performance of 3-D Nanosheet FET in Inversion and Junctionless Modes: Device and Circuit-Level Analysis and Comparison
VB Sreenivasulu, NA Kumari, SR Kola, J Singh, Y Li
IEEE Access, 2023
312023
Characterization for Sub-5nm Technology Nodes of Junctionless Gate-All-Around Nanowire FETs
AS Kumar, M Deekshana, VB Sreenivasulu, RP Somineni, DK Sudha
2022 13th International Conference on Computing Communication and Networking …, 2022
30*2022
Junctionless gate-all-around nanowire FET with asymmetric spacer for continued scaling
VB Sreenivasulu, V Narendar
Silicon 14 (13), 7461-7471, 2022
292022
Circuit analysis and optimization of GAA nanowire FET towards low power and high switching
VB Sreenivasulu, V Narendar
Silicon 14 (16), 10401-10411, 2022
272022
p-Type trigate junctionless nanosheet MOSFET: analog/RF, linearity, and circuit analysis
BS Vakkalakula, N Vadthiya
ECS Journal of Solid State Science and Technology 10 (12), 123001, 2021
262021
Spacer Dielectric Analysis of Multi-Channel Nanosheet FET for Nanoscale Applications
AK Panigrahy, VVS Amudalapalli, DS Rani, MN Bhukya, HB Valiveti, ...
IEEE Access, 2024
222024
Nanosheet Field Effect Transistor Device and Circuit Aspects for Future Technology Nodes
V Bharath Sreenivasulu, SR Chavva, S Bhandari, AK Neelam, A V, ...
ECS Journal of Solid State Science and Technology, 2023
222023
Impact of scaling on nanosheet FET and CMOS circuit applications
NA Kumari, VB Sreenivasulu, P Prithvi
ECS Journal of Solid State Science and Technology 12 (3), 033001, 2023
212023
Common source amplifier and ring oscillator circuit performance optimization using multi-bridge channel FETs
V Bharath Sreenivasulu, NA Kumari, V Lokesh, SK Vishvakarma, ...
ECS Journal of Solid State Science and Technology 12 (2), 023013, 2023
202023
Design of Resistive Load Inverter and Common Source Amplifier Circuits Using Symmetric and Asymmetric Nanowire FETs
VB Sreenivasulu, NA Kumari, V Lokesh, J Ajayan, M Uma
Journal of Electronic Materials 52 (11), 7268-7279, 2023
182023
Device Analysis of Vertically Stacked GAA Nanosheet FET at Advanced Technology Node
AS Kumar, M Deekshana, V Bharath Sreenivasulu, NA Kumari, G Shanthi
2023 3rd International Conference on Advances in Computing, Communication …, 2023
182023
El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.
Artículos 1–20