Seuraa
Prabhat Mishra
Prabhat Mishra
Professor, Univ. of Florida, IEEE Fellow, AAAS Fellow, ACM Distinguished Member
Vahvistettu sähköpostiosoite verkkotunnuksessa ufl.edu - Kotisivu
Nimike
Viittaukset
Viittaukset
Vuosi
LOSSLESS DATA COMPRESSION AND REAL-TIME DECOMPRESSION
P Mishra, SW Seong, K Basu, W Wang, X Qin, C Murthy
US Patent App. 12/682,808, 2008
2022008
Instruction set compiled simulation: A technique for fast and flexible instruction set simulation
M Reshadi, P Mishra, N Dutt
Proceedings of the 40th Annual Design Automation Conference, 758-763, 2003
1982003
Processor description languages: applications and methodologies
P Mishra, N Dutt
Morgan Kaufmann, 2008
168*2008
A survey of side-channel attacks on caches and countermeasures
Y Lyu, P Mishra
Journal of Hardware and Systems Security 2, 33-50, 2018
1612018
Functional coverage driven test generation for validation of pipelined processors
P Mishra, N Dutt
Design, Automation and Test in Europe, 2005. Proceedings, 678-683 Vol. 2, 2005
150*2005
MERS: statistical test generation for side-channel analysis based Trojan detection
Y Huang, S Bhunia, P Mishra
Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications …, 2016
1272016
Hardware IP security and trust
P Mishra, S Bhunia, M Tehranipoor
Springer International Publishing, 2017
1222017
Scalable test generation for Trojan detection using side channel analysis
Y Huang, S Bhunia, P Mishra
IEEE Transactions on Information Forensics and Security 13 (11), 2746-2760, 2018
1202018
Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems
W Wang, P Mishra, S Ranka
Proceedings of the 48th Design Automation Conference, 948-953, 2011
1192011
Architecture description languages for programmable embedded systems
P Mishra, N Dutt
Computers and Digital Techniques, IEE Proceedings- 152 (3), 285-297, 2005
1152005
Real-time detection and localization of distributed DoS attacks in NoC-based SoCs
S Charles, Y Lyu, P Mishra
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2020
1042020
Pre-silicon security verification and validation: A formal perspective
X Guo, RG Dutta, Y Jin, F Farahmandi, P Mishra
Proceedings of the 52nd annual design automation conference, 1-6, 2015
1002015
Automated test generation for hardware trojan detection using reinforcement learning
Z Pan, P Mishra
Proceedings of the 26th Asia and South Pacific Design Automation Conference …, 2021
982021
Bitmask-based code compression for embedded systems
SW Seong, P Mishra
IEEE Transactions on computer-aided design of integrated circuits and …, 2008
982008
RATS: Restoration-aware trace signal selection for post-silicon validation
K Basu, P Mishra
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (4), 605-613, 2012
962012
An automated configurable Trojan insertion framework for dynamic trust benchmarks
J Cruz, Y Huang, P Mishra, S Bhunia
2018 Design, Automation & Test in Europe Conference & Exhibition (DATE …, 2018
922018
Hardware Trojan detection using ATPG and model checking
J Cruz, F Farahmandi, A Ahmed, P Mishra
2018 31st international conference on VLSI design and 2018 17th …, 2018
902018
Post-silicon validation in the SoC era: A tutorial introduction
P Mishra, R Morad, A Ziv, S Ray
IEEE Design & Test 34 (3), 68-92, 2017
902017
Graph-based functional test program generation for pipelined processors
P Mishra, N Dutt
Design, Automation and Test in Europe Conference and Exhibition, 2004 …, 2004
902004
Test data compression using efficient bitmask and dictionary selection methods
K Basu, P Mishra
IEEE transactions on very large scale integration (VLSI) systems 18 (9 …, 2009
842009
Järjestelmä ei voi suorittaa toimenpidettä nyt. Yritä myöhemmin uudelleen.
Artikkelit 1–20