| MLIR: Scaling compiler infrastructure for domain specific computation C Lattner, M Amini, U Bondhugula, A Cohen, A Davis, J Pienaar, R Riddle, ... 2021 IEEE/ACM International Symposium on Code Generation and Optimization …, 2021 | 559 | 2021 |
| Compiler and runtime support for efficient software transactional memory AR Adl-Tabatabai, BT Lewis, V Menon, BR Murphy, B Saha, T Shpeisman ACM SIGPLAN Notices 41 (6), 26-37, 2006 | 433 | 2006 |
| MLIR: A compiler infrastructure for the end of Moore's law C Lattner, M Amini, U Bondhugula, A Cohen, A Davis, J Pienaar, R Riddle, ... arXiv preprint arXiv:2002.11054, 2020 | 326 | 2020 |
| The omega library interface guide W Kelly, V Maslov, W Pugh, E Rosser, T Shpeisman, D Wonnacott University of Maryland at College Park, 1995 | 263 | 1995 |
| Open nesting in software transactional memory Y Ni, VS Menon, AR Adl-Tabatabai, AL Hosking, RL Hudson, JEB Moss, ... Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of …, 2007 | 249 | 2007 |
| Enforcing isolation and ordering in STM T Shpeisman, V Menon, AR Adl-Tabatabai, S Balensiefer, D Grossman, ... Proceedings of the 28th ACM SIGPLAN Conference on Programming Language …, 2007 | 239 | 2007 |
| Aspect-oriented programming of sparse matrix code J Irwin, JM Loingtier, JR Gilbert, G Kiczales, J Lamping, A Mendhekar, ... Scientific Computing in Object-Oriented Parallel Environments: First …, 1997 | 169 | 1997 |
| Adaptive heterogeneous scheduling for integrated GPUs R Kaleem, R Barik, T Shpeisman, BT Lewis, C Hu, K Pingali Proceedings of the 23rd international conference on Parallel architectures …, 2014 | 163 | 2014 |
| Practical weak-atomicity semantics for Java STM V Menon, S Balensiefer, T Shpeisman, AR Adl-Tabatabai, RL Hudson, ... Proceedings of the twentieth annual symposium on Parallelism in algorithms …, 2008 | 151 | 2008 |
| Transitive closure of infinite graphs and its applications W Kelly, W Pugh, E Rosser, T Shpeisman International Journal of Parallel Programming 24, 579-598, 1996 | 138 | 1996 |
| Safe nondeterminism in a deterministic-by-default parallel language RL Bocchino Jr, S Heumann, N Honarmand, SV Adve, VS Adve, A Welc, ... ACM SIGPLAN Notices 46 (1), 535-548, 2011 | 108 | 2011 |
| Methods and systems for transactional nested parallelism A Welc, H Volos, A Adl-Tabatabai, T Shpeisman US Patent App. 12/340,374, 2010 | 100 | 2010 |
| Mechanisms for strong atomicity in a transactional memory system B Saha, AR Adl-Tabatabai, C Wang, T Shpeisman US Patent 8,706,982, 2014 | 98 | 2014 |
| Optimizing quiescence in a software transactional memory (STM) system T Shpeisman, AR Adl-Tabatabai, V Menon US Patent 10,210,018, 2019 | 97 | 2019 |
| Efficient non-transactional write barriers for strong atomicity T Shpeisman, AR Adl-Tabatabai, V Menon, B Saha US Patent 8,065,491, 2011 | 97 | 2011 |
| Enabling scalability and performance in a large scale CMP environment B Saha, AR Adl-Tabatabai, A Ghuloum, M Rajagopalan, RL Hudson, ... Proceedings of the 2nd ACM SIGOPS/EuroSys European Conference on Computer …, 2007 | 97 | 2007 |
| Instructions having support for floating point and integer data types in the same register E Ould-Ahmed-Vall, B Lakshmanan, T Shpeisman, J Ray, PT Tang, ... US Patent 10,409,614, 2019 | 95 | 2019 |
| Specialized fixed function hardware for efficient convolution R Barik, E Ould-Ahmed-Vall, X Chen, D Srivastava, A Yao, K Nealis, ... US Patent 10,824,938, 2020 | 84 | 2020 |
| Lock elision with transactional memory AR Adl-Tabatabai, J Fang, A Ghuloum, R Hudson, B Murphy, B Saha, ... US Patent App. 11/304,509, 2007 | 81 | 2007 |
| Invyswell: a hybrid transactional memory for haswell's restricted transactional memory I Calciu, J Gottschlich, T Shpeisman, G Pokam, M Herlihy Proceedings of the 23rd international conference on Parallel architectures …, 2014 | 80 | 2014 |
Raj BarikTech Lead and Research Manager, Uber Technologies IncVahvistettu sähköpostiosoite verkkotunnuksessa uber.com
