Vincenzo Catania

Citée par

	Toutes	Depuis 2020
Citations	4869	1199
indice h	33	16
indice i10	96	29

300

150

225

19931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202515 28 40 56 28 58 70 58 71 39 42 60 83 87 80 131 156 217 233 221 255 206 202 257 299 274 298 270 274 252 213 171 19

Accès public

Tout afficher

9 articles

disponibles

non disponibles

Sur la base des exigences liées au financement

Coauteurs

Maurizio PalesiAssociate Professor, University of Catania, ItalyAdresse e-mail validée de dieei.unict.it
Davide PattiUniversity of CataniaAdresse e-mail validée de dieei.unict.it
Andrea MineoUniversity of CataniaAdresse e-mail validée de dieei.unict.it
Antonio PuliafitoUniversità di MessinaAdresse e-mail validée de unime.it
Alessandro Di NuovoProfessor of Machine Intelligence, Sheffield Hallam University (UK)Adresse e-mail validée de shu.ac.uk
Shashi KumarProfessor, Embedded SystemsAdresse e-mail validée de jth.hj.se
Sergio PalazzoProfessor, University of Catania, ItalyAdresse e-mail validée de dieei.unict.it
Gaetano Carmelo La DelfaResearcher in computer engineering, University of CataniaAdresse e-mail validée de unict.it
John JoseAssociate Professor, Department of Computer Science & Engineering, IIT GuwahatiAdresse e-mail validée de iitg.ac.in
Raffaele Di Natale, PhDDIEEI - University of CataniaAdresse e-mail validée de unict.it
Juan F. De PazUniversity of SalamancaAdresse e-mail validée de usal.es
Javier BajoFull Professor at AI Department, Ontology Engineering Group, Director of the AI Research Center, UPMAdresse e-mail validée de fi.upm.es
Santo F. Di NuovoUniversity of CataniaAdresse e-mail validée de unict.it
Michele Malgeri Professor of Computer Science, Catania UniversityAdresse e-mail validée de dieei.unict.it
antonio rosario intilisanoPhD Studenti, University of Catania, DIEEIAdresse e-mail validée de dieei.unict.it
salvatore cavalieriFull Professor in Computer Engineering, University of CataniaAdresse e-mail validée de dieei.unict.it
Aurelio La CorteUniversity of CataniaAdresse e-mail validée de unict.it
Diego López-de-IpiñaFull Professor, MORElab/DEUSTEK research group, Faculty of Engineering, University of DeustoAdresse e-mail validée de deusto.es
Muhammad Nadzir MarsonoSchool of Electrical Eng., Faculty of Engineering, Universiti Teknologi MalaysiaAdresse e-mail validée de fke.utm.my
Juan López de Armentia MendizabalTecnaliaAdresse e-mail validée de tecnalia.com

Suivre

Vincenzo Catania

DIEEI, University of Catania

Adresse e-mail validée de dieei.unict.it


Titre Trier par citations Trier par année Trier par titre	Citée par Citée par	Année
Noxim: An open, extensible and cycle-accurate network on chip simulator V Catania, A Mineo, S Monteleone, M Palesi, D Patti 2015 IEEE 26th international conference on application-specific systems …, 2015	352	2015
Multi-objective mapping for mesh-based NoC architectures G Ascia, V Catania, M Palesi Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware …, 2004	302	2004
Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip G Ascia, V Catania, M Palesi, D Patti IEEE transactions on computers 57 (6), 809-820, 2008	288	2008
Cycle-accurate network on chip simulation with noxim V Catania, A Mineo, S Monteleone, M Palesi, D Patti ACM Transactions on Modeling and Computer Simulation (TOMACS) 27 (1), 1-25, 2016	275	2016
Application specific routing algorithms for networks on chip M Palesi, R Holsmark, S Kumar, V Catania IEEE Transactions on Parallel and Distributed Systems 20 (3), 316-330, 2008	219	2008
An approch for monitoring and smart planning of urban solid waste management using smart-M3 platform V Catania, D Ventura Proceedings of 15th conference of open innovations association FRUCT, 24-31, 2014	173	2014
A methodology for design of application specific deadlock-free routing algorithms for NoC systems M Palesi, R Holsmark, S Kumar, V Catania Proceedings of the 4th international conference on Hardware/software …, 2006	133	2006
Efficient design space exploration for application specific systems-on-a-chip G Ascia, V Catania, AG Di Nuovo, M Palesi, D Patti Journal of Systems Architecture 53 (10), 733-750, 2007	127	2007
A comparative analysis of fuzzy versus conventional policing mechanisms for ATM networks V Catania, G Ficili, S Palazzo, D Panno IEEE/ACM Transactions on networking 4 (3), 449-459, 1996	110	1996
Data encoding schemes in networks on chip M Palesi, G Ascia, F Fazzino, V Catania IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2011	107	2011
VLSI hardware architecture for complex fuzzy systems G Ascia, V Catania, M Russo IEEE Transactions on Fuzzy Systems 7 (5), 553-570, 1999	93	1999
A GA-based design space exploration framework for parameterized system-on-a-chip platforms G Ascia, V Catania, M Palesi IEEE Transactions on Evolutionary Computation 8 (4), 329-346, 2004	83	2004
A VLSI fuzzy inference processor based on a discrete analog approach V Catania, A Puliafito, M Russo, L Vita IEEE Transactions on Fuzzy Systems 2 (2), 93-106, 1994	75	1994
A VLSI fuzzy expert system for real-time traffic control in ATM networks G Ascia, V Catania, G Ficili, S Palazzo, D Panno IEEE Transactions on Fuzzy Systems 5 (1), 20-31, 1997	68	1997
ARIIMA: a real IoT implementation of a machine-learning architecture for reducing energy consumption D Ventura, D Casado-Mansilla, J López-de-Armentia, P Garaizar, ... Ubiquitous Computing and Ambient Intelligence. Personalisation and User …, 2014	65	2014
A Multi-objective Genetic Approach to Mapping Problem on Network-on-Chip. G Ascia, V Catania, M Palesi J. Univers. Comput. Sci. 12 (4), 370-394, 2006	63	2006
Neighbors-on-path: A new selection strategy for on-chip networks G Ascia, V Catania, M Palesi, D Patti 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia, 79-84, 2006	61	2006
Using fuzzy logic in ATM source traffic control: Lessons and perspectives V Catania, G Ficili, S Palazzo, D Panno IEEE Communications magazine 34 (11), 70-74, 1996	59	1996
EPIC-Explorer: A Parameterized VLIW-based Platform Framework for Design Space Exploration. G Ascia, V Catania, M Palesi, D Patti ESTImedia, 65-72, 2003	56	2003
Mapping cores on network-on-chip G Ascia, V Catania, M Palesi International Journal of Computational Intelligence Research 1 (1), 109-126, 2005	55	2005

Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.

Articles 1–20

Nombre de citations par an

Citations en double

Citations fusionnées

Ajouter les coauteursCoauteurs

Suivre

Citée par

Coauteurs