Dr. JVR Ravindra

Citée par

	Toutes	Depuis 2020
Citations	492	327
indice h	10	9
indice i10	15	8

120

2005200620072008200920102011201220132014201520162017201820192020202120222023202420252 7 16 3 8 12 13 9 12 7 14 10 14 20 17 25 61 52 62 120 7

Accès public

Tout afficher

1 article

0 article

disponibles

non disponibles

Sur la base des exigences liées au financement

Coauteurs

Lavanya MaddisettiVardhaman College of EngineeringAdresse e-mail validée de vardhaman.org
Dr. Ranjan K. SenapatiVNR VJIET HyderabadAdresse e-mail validée de vnrvjiet.in
Boppidi SrikanthAssistant Professor ECE Department Vardhaman College of Engineering JNTU HyderabadAdresse e-mail validée de vardhaman.org
Dr. Kakarla Hari KishoreProfessor in ECE, K L University, Guntur, A.P, IndiaAdresse e-mail validée de kluniversity.in
Cheerla PadminiAssistant professor, ECE, vardhaman College of EngineeringAdresse e-mail validée de vardhaman.org
Dr. Ramireddy Gangadhar ReddyAssociate Professor, Electronics and Communication Engineering, Rajarajeswari College of EngineeringAdresse e-mail validée de rrce.org
Dr.Sangeeta SinghVardhaman College of EngineeringAdresse e-mail validée de vardhaman.org
Sandeep SainiAssistant Professor, ECE, The LNM Institute of Information Technology, JaipurAdresse e-mail validée de lnmiit.ac.in
Dr.Harikrishna KamathamDean, SoE, Malla Reddy University, HyderabadAdresse e-mail validée de mallareddyuniversity.ac.in
Dr. S.Sai Satynarayana ReddyPrincipal, KG Reddy College of Engineering & TechnologyAdresse e-mail validée de kgr.ac.in
Dr. Anji Reddy Polu, Assistant Profess...BVRIT Hyderabad College of Engineering for WomenAdresse e-mail validée de bvrithyderabad.edu.in
Lal Kishore KondepudiCVR College of Engineering Dean ResearchAdresse e-mail validée de cvr.ac.in
L V Narasimha PrasadProfessor of Computer Science and Engineering, Institute of Aeronautical Engineering, HyderabadAdresse e-mail validée de iare.ac.in
Sai Charan LankaEngineer, ON Semiconductor Technology
Dr. Ranjan Kumar SenapatiProfessorAdresse e-mail validée de vnrvjiet.in

Suivre

Dr. JVR Ravindra

Principal & Professor of Electronics and Communication Engineering, Vardhaman College of Engineering

Adresse e-mail validée de vardhaman.org - Page d'accueil

Modeling of Ultra Low power Interconnects Designing of High-Speed and Low power Arithmetic Circuits Low Power DSP Architecture


Titre Trier par citations Trier par année Trier par titre	Citée par Citée par	Année
Evaluation of deep learning models for detecting breast cancer using histopathological mammograms Images S Mohapatra, S Muduly, S Mohanty, JVR Ravindra, SN Mohanty Sustainable Operations and Computers 3, 296-302, 2022	44	2022
An Efficient Optimization and Secured Triple Data Encryption Standard Using Enhanced Key Scheduling Algorithm A Vuppala, RS Roshan, S Nawaz, JVR Ravindra Elsevier, Procedia Computer Science 171, 1054-1063, 2020	41	2020
A Study on the Application of Machine Learning and Deep Learning Techniques for Skin Cancer Detection H Ghosh, IS Rahat, SN Mohanty, JVR Ravindra, A Sobur International Journal of Computer and Systems Engineering 18 (1), 51-59, 2024	36	2024
Minimizing simultaneous switching noise (SSN) using modified odd/even bus invert method KS Sainarayanan, JVR Ravindra, MB Srinivas Third IEEE International Workshop on Electronic Design, Test and …, 2006	20	2006
A novel, coupling driven, low power bus coding technique for minimizing capacitive crosstalk in VLSI interconnects KS Sainarayanan, JVR Ravindra, MB Srinivas 2006 IEEE International Symposium on Circuits and Systems (ISCAS), 4 pp.-4158, 2006	18	2006
Drone Technology: Future Trends and Practical Applications SN Mohanty, JVR Ravindra, GS Narayana, CR Pattnaik, YM Sirajudeen John Wiley & Sons, 2023	14	2023
The enhancement of security measures in advanced encryption standard using double precision floating point multiplication model B Srikanth, MS Kumar, JVR Ravindra, KH Kishore Transactions on Emerging Telecommunications Technologies, e3948, 2020	14	2020
Modeling and analysis of crosstalk for distributed RLC interconnects using difference model approach JVR Ravindra, SB Mandalika Proceedings of the 20th annual conference on Integrated circuits and systems …, 2007	13*	2007
Energy efficient spatial coding technique for low power VLSI applications JVR Ravindra, N Chittarvu, MB Srinivas 2006 6th International Workshop on System on Chip for Real Time Applications …, 2006	13	2006
Accuracy evaluation of a trained neural network by energy efficient approximate 4: 2 compressor L Maddisetti, RK Senapati, JVR Ravindra Computers & Electrical Engineering 92, 107137, 2021	10	2021
Training neural network as approximate 4:2 compressor applying machine learning algorithms for accuracy comparison M. Lavanya, RK Senapati, JVR Ravindra International Journal of Advanced Trends in Computer Science and Engineering …, 2019	10	2019
Supervised machine learning for training a neural network as 5:2 compressor Maddisetti, L., Senapati, R.K., JVR Ravindra International Journal of Innovative Technology and Exploring Engineering 8 …, 2019	10	2019
Double precession floating point multiplier using schonhage – strassen algorithm used for FPGA accelerator B Srikanth, MS Kumar, JVR Ravindra, KH , Kishore International Journal of Emerging Trends in Engineering Research, 2019	10	2019
Power and area calibration of switch arbiter for high speed switch control and scheduling in network-on-chip S Singh, JVR Ravindra, BR Naik 2016 International SoC Design Conference (ISOCC), 5-6, 2016	10	2016
A novel bus coding technique for low power data transmission JVR Ravindra, KS Sainarayanan, MB Srinivas IEEE symposium on VLSI design and test conference (VDAT-2005), 263-266, 2005	10	2005
Information Security of Intelligent Vehicles Communication: Overview, Perspectives, Challenges, and Possible Solutions M Singh Springer Nature, 2021	9*	2021
Machine learning based power efficient approximate 4: 2 compressors for imprecise multipliers L Maddisetti, JVR Ravindra 2019 32nd International Conference on VLSI Design and 2019 18th …, 2019	9	2019
Low-power near-explicit 5: 2 compressor for superior performance multipliers M Lavanya, RK Senapati, JVR Ravindra International Journal of Engineering 11 (4), 529-545, 2018	9	2018
CALPAN: Countermeasure against leakage power analysis attack by normalized DDPL C Padmini, JVR Ravindra 2016 International Conference on Circuit, Power and Computing Technologies …, 2016	9	2016
A novel power-aware and high performance full adder cell for ultra-low power designs GR Ramireddy, JVR Ravindra 2014 International Conference on Circuits, Power and Computing Technologies …, 2014	9	2014

Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.

Articles 1–20

Nombre de citations par an

Citations en double

Citations fusionnées

Ajouter les coauteursCoauteurs

Suivre

Citée par

Coauteurs