Suivre
Nikolas Ioannou
Titre
Citée par
Citée par
Année
Wear leveling of a memory array
TJ Fisher, AD Fry, N Ioannou, I Koltsidas, J Ma, RA Pletka, LT Simmons, ...
US Patent 9,857,986, 2018
832018
Reaping the performance of fast {NVM} storage with {uDepot}
K Kourtis, N Ioannou, I Koltsidas
17th USENIX Conference on File and Storage Technologies (FAST 19), 1-15, 2019
802019
Crail: A High-Performance I/O Architecture for Distributed Data Processing.
P Stuedi, A Trivedi, J Pfefferle, R Stoica, B Metzler, N Ioannou, I Koltsidas
IEEE Data Eng. Bull. 40 (1), 38-49, 2017
772017
Cooperative data deduplication in a solid state storage array
TJ Fisher, N Ioannou, I Koltsidas, RA Pletka, S Tomic
US Patent 10,013,169, 2018
732018
Phase-based application-driven hierarchical power management on the single-chip cloud computer
N Ioannou, M Kauschke, M Gries, M Cintra
2011 International Conference on Parallel Architectures and Compilation …, 2011
662011
Metadata hardening and parity accumulation for log-structured arrays
I Koltsidas, CJ Camp, N Ioannou, RA Pletka, AK Kourtis, S Tomic, ...
US Patent 10,437,670, 2019
552019
Combining thread level speculation helper threads and runahead execution
P Xekalakis, N Ioannou, M Cintra
Proceedings of the 23rd international conference on Supercomputing, 410-420, 2009
542009
Techniques for supporting in-place updates with a log-structured array controller
Z Barzik, N Ioannou, I Koltsidas, A Margalit
US Patent 10,235,283, 2019
512019
Characterization and analysis of bit errors in 3D TLC NAND flash memory
N Papandreou, H Pozidis, T Parnell, N Ioannou, R Pletka, S Tomic, ...
2019 IEEE International Reliability Physics Symposium (IRPS), 1-6, 2019
492019
Reducing unnecessary calibration of a memory unit for which the error count margin has been exceeded
N Ioannou, N Papandreou, RA Pletka, S Tomic
US Patent 10,824,352, 2020
472020
Understanding modern storage APIs: a systematic study of libaio, SPDK, and io_uring
D Didona, J Pfefferle, N Ioannou, B Metzler, A Trivedi
Proceedings of the 15th ACM International Conference on Systems and Storage …, 2022
452022
Background threshold voltage shifting using base and delta threshold voltage shift values in flash memory
CJ Camp, TJ Fisher, AD Fry, N Ioannou, I Koltsidas, N Papandreou, ...
US Patent 9,251,909, 2016
44*2016
SoftwAre Log-Structured Array (SALSA)—A Unified Stack for SSDs and SMR Disks
I Koltsidas, N Ioannou, K Kourtis, T Weigold
IBM Research Report, 2015
422015
Detecting error count deviations for non-volatile memory blocks for advanced non-volatile memory block management
CJ Camp, TJ Fisher, AD Fry, N Ioannou, R Pletka, S Tomic
US Patent 9,563,373, 2017
412017
Two-level hierarchical log structured array architecture with minimized write amplification
R Haas, N Ioannou, I Koltsidas, RA Pletka, AD Walls
US Patent 9,619,158, 2017
402017
On The {[Ir] relevance} of Network Performance for Data Processing
A Trivedi, P Stuedi, J Pfefferle, R Stoica, B Metzler, I Koltsidas, N Ioannou
8th USENIX Workshop on Hot Topics in Cloud Computing (HotCloud 16), 2016
392016
Regrouping data during relocation to facilitate write amplification reduction
RS Ahmed, CJ Camp, TJ Fisher, AD Fry, N Ioannou, J Ma, MR Orr, ...
US Patent 10,884,914, 2021
382021
From random block corruption to privilege escalation: A filesystem attack vector for rowhammer-like attacks
A Kurmus, N Ioannou, M Neugschwandtner, N Papandreou, T Parnell
11th USENIX Workshop on Offensive Technologies (WOOT 17), 2017
352017
Deep learning acceleration based on in-memory computing
E Eleftheriou, M Le Gallo, SR Nandakumar, C Piveteau, I Boybat, V Joshi, ...
IBM Journal of Research and Development 63 (6), 7: 1-7: 16, 2019
332019
Snap ML: A hierarchical framework for machine learning
C Dünner, T Parnell, D Sarigiannis, N Ioannou, A Anghel, G Ravi, ...
Advances in Neural Information Processing Systems 31, 2018
332018
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20