Sudeb Dasgupta

Citée par

	Toutes	Depuis 2020
Citations	3606	1831
indice h	32	22
indice i10	88	52

520

260

130

390

200720082009201020112012201320142015201620172018201920202021202220232024202512 16 21 38 96 102 127 161 201 200 234 240 226 234 320 352 382 509 34

Accès public

Tout afficher

4 articles

16 articles

disponibles

non disponibles

Sur la base des exigences liées au financement

Coauteurs

Bulusu AnandIndian Institute of Technology RoorkeeAdresse e-mail validée de ece.iitr.ac.in
Saxena A KNBA Accd Visiting Chairman(ex-professor of electronics and communication engg university of roorkeeAdresse e-mail validée de iitr.ac.in
Navjeet BaggaAssistant Professor@ IIT BhubaneswarAdresse e-mail validée de iitbbs.ac.in
Brajesh Kumar KaushikProfessor of Electronics and Communication Engg., IIT-RoorkeeAdresse e-mail validée de iitr.ac.in
Dr. Balwinder RajNational Institute of Technology JalandharAdresse e-mail validée de nitj.ac.in
Ramesh VaddiSRM University Andhra PradeshAdresse e-mail validée de srmap.edu.in
Pankaj Kumar PalAssistant Professor, Department of Electronics Engineering, NIT UttarakhandAdresse e-mail validée de nituk.ac.in
S S RathodSardar Patel Institute of TechnologyAdresse e-mail validée de spit.ac.in
Nitanshu ChauhanIndian Institute of Technology Bhilai , Indian Institute of Technology RoorkeeAdresse e-mail validée de iitbhilai.ac.in
Ashutosh NandiAssistant professor at NIT KurukshetraAdresse e-mail validée de nitkkr.ac.in
Maheshwaram SatishAssistant Professor, National Institute of Technology Warangal, Warangal, Telangana, India - 506004Adresse e-mail validée de nitw.ac.in
Khoirom Johnson SinghDhanamanjuri University (DMU), Manipur (Ph.D. from IIT Roorkee)Adresse e-mail validée de ec.iitr.ac.in
Dr. Abhishek BhattacharjeeAssistant Professor, TIT NarsingarhAdresse e-mail validée de iitr.ac.in
Shashank BanchhorAnalog Design Engineer, IntelAdresse e-mail validée de intel.com
DINESH KUSHWAHAResearch Scholar IIT Roorkee, Intel Labs BangaloreAdresse e-mail validée de ec.iitr.ac.in
Dr. Santosh Kumar VishvakarmaIndian Institute of Technology IndoreAdresse e-mail validée de iiti.ac.in
Dr. Savitesh SharmaSiddartha Institute of Science and TechnologyAdresse e-mail validée de ec.iitr.ac.in
Arvind SharmaR&D Engineer @ imecAdresse e-mail validée de imec.be
Gaurav kaushalABV-IIITM GwaliorAdresse e-mail validée de iiitm.ac.in
Dr. Naushad AlamDepartment of Electronics Engineering, ZHCET, Aligarh Muslim UniversityAdresse e-mail validée de amu.ac.in

Suivre

Sudeb Dasgupta

Department of Electronics and Communication Engineering, IIT Roorkee

Adresse e-mail validée de iitr.ac.in

Low Power Design Nanoscale Device Modelling Radiation Hard ICs and Devices


Titre Trier par citations Trier par année Trier par titre	Citée par Citée par	Année
Device and circuit co-design robustness studies in the subthreshold logic for ultralow-power applications for 32 nm CMOS R Vaddi, S Dasgupta, RP Agarwal IEEE Transactions on Electron Devices 57 (3), 654-664, 2010	195*	2010
Nanoscale FinFET based SRAM cell design: Analysis of performance metric, process variation, underlapped FinFET, and temperature effect B Raj, AK Saxena, S Dasgupta IEEE Circuits and Systems Magazine 11 (3), 38-50, 2011	152	2011
Effect of well and substrate potential modulation on single event pulse shape in deep submicron CMOS S DasGupta, AF Witulski, BL Bhuva, ML Alles, RA Reed, OA Amusan, ... IEEE Transactions on Nuclear Science 54 (6), 2407-2412, 2007	133	2007
Antifungal Activity of Some Plant Extracts Against Fungal Pathogens of Tea (Camellia sinensis.) D Saha, S Dasgupta, A Saha Pharmaceutical biology 43 (1), 87-91, 2005	106	2005
A Comparative Study of 6T, 8T and 9T Decanano SRAM cell P Athe, S Dasgupta 2009 IEEE Symposium on Industrial Electronics & Applications 2, 889-894, 2009	99	2009
Surface potential and drain current analytical model of gate all around triple metal TFET N Bagga, S Dasgupta IEEE Transactions on Electron Devices 64 (2), 606-613, 2017	86	2017
Investigation of symmetric dual-k spacer trigate FinFETs from delay perspective PK Pal, BK Kaushik, S Dasgupta IEEE Transactions on Electron Devices 61 (11), 3579-3585, 2014	84	2014
High-performance and robust SRAM cell based on asymmetric dual-k spacer FinFETs PK Pal, BK Kaushik, S Dasgupta IEEE Transactions on Electron Devices 60 (10), 3371-3377, 2013	81	2013
Recent trend of FinFET devices and its challenges: A review RS Pal, S Sharma, S Dasgupta 2017 Conference on Emerging Devices and Smart Systems (ICEDSS), 150-154, 2017	80	2017
Analytical modeling for the estimation of leakage current and subthreshold swing factor of nanoscale double gate FinFET device B Raj, AK Saxena, S Dasgupta Microelectronics International 26 (1), 53-63, 2009	78	2009
Demonstration of a novel two source region tunnel FET N Bagga, A Kumar, S Dasgupta IEEE Transactions on Electron Devices 64 (12), 5256-5262, 2017	77	2017
Design and analysis of analog performance of dual-k spacer underlap N/P-FinFET at 12 nm gate length A Nandi, AK Saxena, S Dasgupta IEEE transactions on electron devices 60 (5), 1529-1535, 2013	75	2013
Analytical modeling of a double gate MOSFET considering source/drain lateral Gaussian doping profile A Nandi, AK Saxena, S Dasgupta IEEE Transactions on Electron Devices 60 (11), 3705-3709, 2013	65	2013
Asymmetric dual-spacer trigate FinFET device-circuit codesign and its variability analysis PK Pal, BK Kaushik, S Dasgupta IEEE Transactions on Electron Devices 62 (4), 1105-1112, 2015	61	2015
FPGA: An efficient and promising platform for real-time image processing applications S Mittal, S Gupta, S Dasgupta National Conference On Research and Development In Hardware Systems (CSI-RDHS), 2008	58	2008
A compact drain current and threshold voltage quantum mechanical analytical modeling for FinFETs B Raj, AK Saxena, S Dasgupta Journal of Nanoelectronics and Optoelectronics (JNO), USA 3 (2), 163-170, 2008	57	2008
Two dimensional analytical modeling for asymmetric 3T and 4T double gate tunnel FET in sub-threshold region: Potential and electric field M Yadav, A Bulusu, S Dasgupta Microelectronics Journal 44 (12), 1251-1259, 2013	56	2013
Quantum mechanical analytical modeling of nanoscale DG FinFET: evaluation of potential, threshold voltage and source/drain resistance B Raj, AK Saxena, S Dasgupta Materials science in semiconductor processing 16 (4), 1131-1137, 2013	52	2013
System generator: The state-of-art FPGA design tool for dsp applications S Mittal, S Gupta, S Dasgupta Third International Innovative Conference On Embedded Systems, Mobile …, 2008	45	2008
Impact of random spatial fluctuation in non-uniform crystalline phases on the device variation of ferroelectric FET C Garg, N Chauhan, S Deng, AI Khan, S Dasgupta, A Bulusu, K Ni IEEE Electron Device Letters 42 (8), 1160-1163, 2021	43	2021

Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.

Articles 1–20

Nombre de citations par an

Citations en double

Citations fusionnées

Ajouter les coauteursCoauteurs

Suivre

Citée par

Coauteurs