Suivre
Ravi Rajwar
Ravi Rajwar
Google
Adresse e-mail validée de cs.wisc.edu - Page d'accueil
Titre
Citée par
Citée par
Année
Gemini 1.5: Unlocking multimodal understanding across millions of tokens of context
G Team, P Georgiev, VI Lei, R Burnell, L Bai, A Gulati, G Tanzer, ...
arXiv preprint arXiv:2403.05530, 2024
9722024
Transactional memory
T Harris, JR Larus, R Rajwar
Morgan & Claypool, 2010
6992010
Speculative lock elision: Enabling highly concurrent multithreaded execution
R Rajwar, JR Goodman
Proceedings. 34th ACM/IEEE International Symposium on Microarchitecture …, 2001
6702001
Transactional memory
JR Larus, R Rajwar
Springer Nature, 2022
6092022
Virtualizing transactional memory
R Rajwar, M Herlihy, K Lai
32nd International Symposium on Computer Architecture (ISCA'05), 494-505, 2005
5982005
Transactional lock-free execution of lock-based programs
R Rajwar, JR Goodman
ACM SIGOPS Operating Systems Review 36 (5), 5-17, 2002
4542002
Checkpoint processing and recovery: Towards scalable large instruction window processors
H Akkary, R Rajwar, ST Srinivasan
Proceedings. 36th Annual IEEE/ACM International Symposium on …, 2003
3962003
The impact of performance asymmetry in emerging multicore architectures
S Balakrishnan, R Rajwar, M Upton, K Lai
32nd International Symposium on Computer Architecture (ISCA'05), 506-517, 2005
3762005
Performance Evaluation of Intel(R) Transactional Synchronization Extensions for High-Performance Computing
R Yoo, C Hughes, K Lai, R Rajwar
Supercomputing 2013, 2013
3752013
Haswell: The Fourth-Generation Intel Core Processor
P Hammarlund, AJ Martinez, AA Bajwa, DL Hill, E Hallnor, H Jiang, ...
IEEE MICRO 34 (2), 2014
3692014
Continual flow pipelines
ST Srinivasan, R Rajwar, H Akkary, A Gandhi, M Upton
ACM SIGARCH Computer Architecture News 32 (5), 107-119, 2004
2602004
Haswell: A family of IA 22 nm processors
N Kurd, M Chowdhury, E Burton, TP Thomas, C Mozak, B Boswell, ...
IEEE Journal of Solid-State Circuits 50 (1), 49-58, 2014
2342014
An architectural evaluation of Java TPC-W
HW Cain, R Rajwar, M Marden, MH Lipasti
Proceedings HPCA Seventh International Symposium on High-Performance …, 2001
1892001
Hardware atomicity for reliable software speculation
N Neelakantam, R Rajwar, S Srinivas, U Srinivasan, C Zilles
Proceedings of the 34th Annual International Symposium on Computer …, 2007
932007
Improving In-Memory Database Index Performance with Intel(R) Transactional Synchronization Extensions
T Karnagel, R Dementiev, R Rajwar, K Lai, T Legler, B Schlegel, ...
20th International Symposium on High-Performance Computer Architecture, 2014
882014
Scalable load and store processing in latency tolerant processors
A Gandhi, H Akkary, R Rajwar, ST Srinivasasn, K Lai
32nd International Symposium on Computer Architecture (ISCA'05), 446-457, 2005
862005
Transactional memory (synthesis lectures on computer architecture)
T Harris, J Larus, R Rajwar
Synthesis Lectures on Computer Architecture. Morgan and Claypool, 2010
522010
Improving the throughput of synchronization by insertion of delays
R Rajwar, A Kagi, JR Goodman
Proceedings Sixth International Symposium on High-Performance Computer …, 2000
522000
Characterizing a Java implementation of TPC-W
T Bezenek, T Cain, R Dickson, T Heil, M Martin, C McCurdy, R Rajwar, ...
Proceedings of the Third Workshop On Computer Architecture Evaluation Using …, 2000
512000
Transactional execution: Toward reliable, high-performance multithreading
R Rajwar, J Goodman
IEEE Micro 23 (6), 117-125, 2003
492003
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20