プロフィール

Partha Pande

Washington State University

確認したメールアドレス: wsu.edu

被引用数: 9851

NoC Sustainable computing Multi-Core Hardware Accelerators

Sujay Deb

Professor, CSE, ECE, IIIT Delhi

確認したメールアドレス: iiitd.ac.in

被引用数: 2830

Multi-core Heterogeneous System Architectures Network on Chip Preventive Healthcare

Bart Kienhuis

Assistant Professor of Computer Science, Leiden University

確認したメールアドレス: liacs.nl

被引用数: 2765

Compilers HW/SW Codesign Multi Core

Jian Fu

PhD student of Computer Science, University of Amsterdam

確認したメールアドレス: uva.nl

被引用数: 2084

Fault Tolerance Computer Architecture Concurrency Multi-core

Dr. Hardik Shah

Research Assistant, Technical University Munich, fortiss GmbH

確認したメールアドレス: in.tum.de

被引用数: 1381

WCET Multi-core Embedded Systems Hardware design

K. Geetha

Associate Professor, CSE Department, SASTRA University

確認したメールアドレス: cse.sastra.edu

被引用数: 608

Multi-core web caching high performance computing

Rourab Paul

University of Pisa

確認したメールアドレス: soa.ac.in

被引用数: 491

Reconfigurable Hardware Cryptography Embedded System Multi-Core Blockchain

Raúl de la Cruz

Collins Aerospace Applied Research & Technology

確認したメールアドレス: collins.com

被引用数: 470

Real-Time applications avionics multi-core accelerators performance modeling

Md Shahriar Shamim

Microsoft

確認したメールアドレス: microsoft.com

被引用数: 413

NoC Networks-on-chip On-chip interconnects Multi-Core

Nhan Nguyen

PhD, Computer Science and Engineering, Chalmers University of Technology

確認したメールアドレス: chalmers.se

被引用数: 348

Concurrent Data Structures Non-blocking Multi-core Garbage Collection

1 - 10