Paul V. Gratz

Citat de

	Toate	Din 2020
Referințe bibliografice	4227	1476
h-index	31	21
i10-index	56	42

340

170

255

20052006200720082009201020112012201320142015201620172018201920202021202220232024202517 47 61 107 140 140 174 163 199 222 228 278 320 296 279 269 268 299 286 321 32

Acces public

Afișați-le pe toate

27 de articole

6 articole

disponibile

indisponibile

Pe baza cerințelor privind finanțarea

Coautori

Steve KecklerVice President of Architecture Research, NVIDIAAdresă de e-mail confirmată pe cs.utexas.edu
Doug BurgerCorporate VP, Managing Director, Microsoft Research CoreAdresă de e-mail confirmată pe microsoft.com
Daniel A. JiménezDepartment of Computer Science and Engineering, Texas A&M UniversityAdresă de e-mail confirmată pe acm.org
Jiang HuProfessor of Electrical and Computer Engineering, Texas A&M UniversityAdresă de e-mail confirmată pe tamu.edu
Boris GrotUniversity of EdinburghAdresă de e-mail confirmată pe ed.ac.uk
A. L. Narasimha ReddyTexas A&M UniversityAdresă de e-mail confirmată pe ece.tamu.edu
Gino ChaconAheadComputingAdresă de e-mail confirmată pe aheadcomputing.com
Jinchun KimGPU Performance Engineer, Apple Inc.Adresă de e-mail confirmată pe apple.com
Alex SprintsonProfessor of Electrical and Computer EngineeringAdresă de e-mail confirmată pe tamu.edu
Karthikeyan SankaralingamProfessor of Computer Science, University of Wisconsin-MadisonAdresă de e-mail confirmată pe cs.wisc.edu
Heather L. Hansoncurrently on sabbaticalAdresă de e-mail confirmată pe cedarsagedesign.com
Kathryn S McKinleyGoogleAdresă de e-mail confirmată pe cs.utexas.edu
Vassos SoteriouCyprus University of TechnologyAdresă de e-mail confirmată pe cut.ac.cy
Seth H PugsleyResearch Scientist, Intel LabsAdresă de e-mail confirmată pe cs.utah.edu
Ramadass NagarajanSenior Principal Engineer, Intel CorporationAdresă de e-mail confirmată pe intel.com
Tushar KrishnaAssociate Professor, Georgia TechAdresă de e-mail confirmată pe ece.gatech.edu
Elvira TeranTexas A&M International UniversityAdresă de e-mail confirmată pe tamiu.edu
LI CHENGvisionICsAdresă de e-mail confirmată pe evisionics.com
Samuel PalermoTexas A&M UniversityAdresă de e-mail confirmată pe ece.tamu.edu
Fei WenTexas A&M UniversityAdresă de e-mail confirmată pe tamu.edu

Urmăriți

Paul V. Gratz

Department of Electrical and Computer Engineering, Texas A&M University

Adresă de e-mail confirmată pe tamu.edu - Pagina de pornire

Computer Architecture Memory Systems Networks on Chip


Titlu Sortați după descrierea bibliografică Sortați după an Sortați după titlu	Citat de Citat de	Anul
Scaling to the End of Silicon with EDGE Architectures D Burger, SW Keckler, KS McKinley, M Dahlin, LK John, C Lin, CR Moore, ... Computer 37 (7), 44-55, 2004	547	2004
Regional congestion awareness for load balance in networks-on-chip P Gratz, B Grot, SW Keckler High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th …, 2008	500	2008
Implementation and evaluation of on-chip network architectures P Gratz, C Kim, R McDonald, SW Keckler, D Burger Computer Design, 2006. ICCD 2006. International Conference on, 477-484, 2006	258	2006
Distributed microarchitectural protocols in the TRIPS prototype processor K Sankaralingam, R Nagarajan, R McDonald, R Desikan, S Drolia, ... Microarchitecture, 2006. MICRO-39. 39th Annual IEEE/ACM International …, 2006	234	2006
Path confidence based lookahead prefetching J Kim, SH Pugsley, PV Gratz, ALN Reddy, C Wilkerson, Z Chishti 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture …, 2016	203	2016
On-chip interconnection networks of the TRIPS chip P Gratz, C Kim, K Sankaralingam, H Hanson, P Shivakumar, SW Keckler, ... Micro, IEEE 27 (5), 41-50, 2007	148	2007
Perceptron-based prefetch filtering E Bhatia, G Chacon, S Pugsley, E Teran, PV Gratz, DA Jiménez Proceedings of the 46th International Symposium on Computer Architecture, 1-13, 2019	115	2019
GCA: Global congestion awareness for load balance in networks-on-chip M Ramakrishna, VK Kodati, PV Gratz, A Sprintson IEEE Transactions on Parallel and Distributed Systems 27 (7), 2022-2035, 2015	110	2015
LumiNOC: A power-efficient, high-performance, photonic network-on-chip C Li, M Browning, PV Gratz, S Palermo IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2014	103*	2014
Running PARSEC 2.1 on M5 M Gebhart, J Hestness, E Fatehi, P Gratz, SW Keckler The University of Texas at Austin, Department of Computer Science, Tech. Rep, 2009	103	2009
An evaluation of the TRIPS computer system M Gebhart, BA Maher, KE Coons, J Diamond, P Gratz, M Marino, ... ACM SIGARCH Computer Architecture News 37 (1), 1-12, 2009	95	2009
In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level caches X Chen, Z Xu, H Kim, P Gratz, J Hu, M Kishinevsky, U Ogras ACM Transactions on Design Automation of Electronic Systems (TODAES) 18 (4 …, 2013	89	2013
Bandwidth-efficient on-chip interconnect designs for GPGPUs H Jang, J Kim, P Gratz, KH Yum, EJ Kim Proceedings of the 52nd Annual Design Automation Conference, 1-6, 2015	88	2015
Dynamic voltage and frequency scaling for shared resources in multicore processor designs X Chen, Z Xu, H Kim, PV Gratz, J Hu, M Kishinevsky, U Ogras, R Ayoub Proceedings of the 50th Annual Design Automation Conference, 1-7, 2013	85	2013
Up by their bootstraps: Online learning in artificial neural networks for CMP uncore power management JY Won, X Chen, P Gratz, J Hu, V Soteriou 2014 IEEE 20th International Symposium on High Performance Computer …, 2014	76	2014
Kill the program counter: Reconstructing program behavior in the processor cache hierarchy J Kim, E Teran, PV Gratz, DA Jiménez, SH Pugsley, C Wilkerson ACM SIGPLAN Notices 52 (4), 737-749, 2017	68	2017
Realistic workload characterization and analysis for networks-on-chip design PV Gratz, SW Keckler The 4th Workshop on Chip Multiprocessor Memory Systems and Interconnects …, 2010	67	2010
Implementation and evaluation of a dynamically routed processor operand network P Gratz, K Sankaralingam, H Hanson, P Shivakumar, R McDonald, ... Proceedings of the First International Symposium on Networks-on-Chip, 7-17, 2007	67	2007
METHOD AND APPARATUS FOR CONGESTION-AWARE ROUTING IN A COMPUTER INTERCONNECTION NETWORK P Gratz, B Grot, SW Keckler US Patent App. 20,100/211,718, 2010	65	2010
The championship simulator: Architectural simulation for education and competition N Gober, G Chacon, L Wang, PV Gratz, DA Jimenez, E Teran, S Pugsley, ... arXiv preprint arXiv:2210.14324, 2022	61	2022

Sistemul nu poate realiza operația în acest moment. Încercați din nou mai târziu.

Articole 1–20

Referințe bibliografice pe an

Citate duplicat

Citate fuzionate

Adăugați coautoriCoautori

Urmăriți

Citat de

Coautori