Spremljaj
Roberto Giorgi
Roberto Giorgi
Universita' degli Studi di Siena
Preverjeni e-poštni naslov na unisi.it - Domača stran
Naslov
Navedeno
Navedeno
Leto
Scheduled dataflow: Execution paradigm, architecture, and performance evaluation
KM Kavi, R Giorgi, J Arul
IEEE Transactions on Computers 50 (8), 834-846, 2001
1292001
Guide to DataFlow Supercomputing: Basic Concepts, Case Studies, and a Detailed Example
V Milutinovic, J Salom, N Trifunovic, R Giorgi
Springer, 2015
113*2015
TERAFLUX: Harnessing dataflow in next generation teradevices
R Giorgi, RM Badia, F Bodin, A Cohen, P Evripidou, P Faraboschi, ...
Microprocessors and Microsystems 38 (8), 976-990, 2014
942014
WebMIPS: a new web-based MIPS simulation environment for computer architecture education
I Branovic, R Giorgi, E Martinelli
Proceedings of the 2004 workshop on Computer architecture education: held in …, 2004
762004
Dta-c: A decoupled multi-threaded architecture for cmp systems
R Giorgi, Z Popovic, N Puzovic
19th International Symposium on Computer Architecture and High Performance …, 2007
632007
A scalable thread scheduling co-processor based on data-flow principles
R Giorgi, A Scionti
Future Generation Computer Systems, 2015
542015
TERAFLUX: exploiting dataflow parallelism in teradevices
R Giorgi
Proceedings of the 9th conference on Computing Frontiers, 303-304, 2012
502012
An Introduction to DF-Threads and their Execution Model
R Giorgi, P Faraboschi
IEEE MPP 2014, 60-65, 2014
492014
The TERAFLUX project: Exploiting the dataflow paradigm in next generation teradevices
M Solinas, RM Badia, F Bodin, A Cohen, P Evripidou, P Faraboschi, ...
2013 Euromicro Conference on Digital System Design, 272-279, 2013
492013
WebRISC-V: a Web-Based Education-Oriented RISC-V Pipeline Simulation Environment
R Giorgi, G Mariotti
ACM Workshop on Computer Architecture Education, 1-6, 2019
422019
Execution and Cache Performance of the Scheduled Dataflow Architecture.
KM Kavi, J Arul, R Giorgi
J. Univers. Comput. Sci. 6 (10), 948-967, 2000
402000
Architectural Support for Fault Tolerance in a Teradevice Dataflow System
S Weis, A Garbade, B Fechner, A Mendelson, R Giorgi, T Ungerer
Int.l Journal of Parallel Programming, 1-25, 2014
352014
Teraflux: Exploiting tera-device computing challenges
A Portero, Z Yu, R Giorgi
Procedia Computer Science 7, 146-147, 2011
342011
The AXIOM software layers - extended journal version
C Alvarez, E Ayguade, J Bosch, J Bueno, A Cherkashin, A Filgueras, ...
Microprocessors and Microsystems 47, 262-277, 2016
322016
Simulating the future kilo-x86-64 core processors and their infrastructure
A Portero, A Scionti, Z Yu, P Faraboschi, C Concatto, L Carro, A Garbade, ...
Proceedings of the 45th Annual Simulation Symposium, 1-7, 2012
322012
AXIOM: A scalable, efficient and reconfigurable embedded platform
R Giorgi, M Procaccini, F Khalili
ACM Design, Automation and Test in Europe, the european event for electronic …, 2019
312019
A fault detection and recovery architecture for a teradevice dataflow system
S Weis, A Garbade, J Wolf, B Fechner, A Mendelson, R Giorgi, T Ungerer
2011 First Workshop on Data-Flow Execution Models for Extreme Scale …, 2011
312011
Effects of instruction-set extensions on an embedded processor: a case study on elliptic curve cryptography over GF (2m)
S Bartolini, I Branovic, R Giorgi, E Martinelli
Computers, IEEE Transactions on 57 (5), 672-685, 2008
312008
A workload characterization of elliptic curve cryptography methods in embedded environments
I Branovic, R Giorgi, E Martinelli
ACM SIGARCH Computer Architecture News 32 (3), 27-34, 2003
312003
Trace factory: Generating workloads for trace-driven simulation of shared-bus multiprocessors
R Giorgi, CA Prete, G Prina, L Ricciardi
IEEE Concurrency 5 (4), 54-68, 1997
301997
Sistem trenutno ne more izvesti postopka. Poskusite znova pozneje.
Članki 1–20