Kaushik Roy

Navedeno

	Vse	Od leta 2020
Navedbe	72026	26547
indeks h	131	75
indeks i10	857	396

6000

3000

1500

4500

1998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025204 250 291 356 567 837 1095 1402 1543 1822 1827 2043 2421 2498 2695 2823 3212 3455 3703 3390 3868 3680 4243 4670 5264 5638 5726 999

Javni dostop

Prikaži vse

216 člankov

61 člankov

na voljo

ni na voljo

Na podlagi zahtev v povezavi s financiranjem

Soavtorji

Anand RaghunathanSilicon Valley Chair Professor of Electrical and Computer Engineering, Purdue UniversityPreverjeni e-poštni naslov na purdue.edu
Saibal MukhopadhyayProfessor of Electrical Engineering, Georgia Institute of TechnologyPreverjeni e-poštni naslov na ece.gatech.edu
Priyadarshini (Priya) PandaAssistant Professor, Electrical Engineering, Yale UniversityPreverjeni e-poštni naslov na yale.edu
Abhronil SenguptaMonkowski Career Development Associate Professor of EECS, Penn State UniversityPreverjeni e-poštni naslov na psu.edu
Swarup BhuniaUniversity of FloridaPreverjeni e-poštni naslov na ece.ufl.edu
Akhilesh JaiswalAssistant Professor, University of Wisconsin-MadisonPreverjeni e-poštni naslov na wisc.edu
Xuanyao FongNational University of SingaporePreverjeni e-poštni naslov na nus.edu.sg
Bipul PaulGlobalfoundriesPreverjeni e-poštni naslov na globalfoundries.com
Charles AugustineNVIDIA, Intel, Georgia Tech, Purdue, NXP, Philips, Texas InstrumentsPreverjeni e-poštni naslov na nvidia.com
Sumeet GuptaSchool of Electrical and Computer Engineering, Purdue UniversityPreverjeni e-poštni naslov na purdue.edu
Gopalakrishnan SrinivasanAssistant Professor at IIT MadrasPreverjeni e-poštni naslov na cse.iitm.ac.in
Jaydeep KulkarniUT Austin; imec; Intel; Purdue; IIScPreverjeni e-poštni naslov na austin.utexas.edu
Swagath VenkataramaniPrincipal Research Staff Member, IBM T.J. Watson Research Center / Purdue Univ.Preverjeni e-poštni naslov na ibm.com
Sang Phill ParkAmazon Web ServicesPreverjeni e-poštni naslov na amazon.com
Kunhyuk KangSeoul National University, Purdue University, Intel Corporation, Qualcomm Inc., Samsung ElectronicsPreverjeni e-poštni naslov na qti.qualcomm.com
Aditya BansalKineticPreverjeni e-poštni naslov na wearkinetic.com
Georgios PanagopoulosAnalog, RF & mmWave Modeling Line ManagerPreverjeni e-poštni naslov na mail.ntua.gr
Jae-Joon KimProfessor, Seoul National UniversityPreverjeni e-poštni naslov na snu.ac.kr
Sri Harsha ChodayIntel LabsPreverjeni e-poštni naslov na intel.com
Vivek DeIntel Fellow, Intel CorporationPreverjeni e-poštni naslov na intel.com

Spremljaj

Kaushik Roy

Professor of Electrical and Computer Engineering, Purdue University

Preverjeni e-poštni naslov na purdue.edu - Domača stran

Neuromorphic computing Machine Learning ML hardware Neuro-mimetic devices Energy-efficient computing


Naslov Razvrsti po navedbah Razvrsti po letniku Razvrsti po naslovu	Navedeno Navedeno	Leto
Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits K Roy, S Mukhopadhyay, H Mahmoodi-Meimand Proceedings of the IEEE 91 (2), 305-327, 2003	3203	2003
Towards spike-based machine intelligence with neuromorphic computing K Roy, A Jaiswal, P Panda Nature 575 (7784), 607-617, 2019	1818	2019
Medium-scale carbon nanotube thin-film integrated circuits on flexible plastic substrates Q Cao, H Kim, N Pimparkar, JP Kulkarni, C Wang, M Shim, K Roy, ... Nature 454 (7203), 495-500, 2008	1401	2008
Going deeper in spiking neural networks: VGG and residual architectures A Sengupta, Y Ye, R Wang, C Liu, K Roy Frontiers in neuroscience 13, 95, 2019	1262	2019
Gated-V_dd a circuit technique to reduce leakage in deep-submicron cache memories M Powell, SH Yang, B Falsafi, K Roy, TN Vijaykumar Proceedings of the 2000 international symposium on Low power electronics and …, 2000	1140	2000
Low-power CMOS VLSI circuit design K Roy, SC Prasad John Wiley & Sons, 2009	989	2009
Low-power digital signal processing using approximate adders V Gupta, D Mohapatra, A Raghunathan, K Roy IEEE transactions on computer-aided design of integrated circuits and …, 2012	973	2012
Analysis and characterization of inherent application resilience for approximate computing VK Chippa, ST Chakradhar, K Roy, A Raghunathan Proceedings of the 50th Annual Design Automation Conference, 1-9, 2013	679	2013
A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS IJ Chang, JJ Kim, SP Park, K Roy IEEE Journal of Solid-State Circuits 44 (2), 650-658, 2009	665	2009
IMPACT: IMPrecise adders for low-power approximate computing V Gupta, D Mohapatra, SP Park, A Raghunathan, K Roy IEEE/ACM International Symposium on Low Power Electronics and Design, 409-414, 2011	615	2011
A 160 mV robust Schmitt trigger based subthreshold SRAM JP Kulkarni, K Kim, K Roy IEEE Journal of Solid-State Circuits 42 (10), 2303-2313, 2007	613	2007
Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS S Mukhopadhyay, H Mahmoodi, K Roy IEEE transactions on computer-aided design of integrated circuits and …, 2005	608	2005
Enabling spike-based backpropagation for training deep neural network architectures C Lee, SS Sarwar, P Panda, G Srinivasan, K Roy Frontiers in neuroscience 14, 497482, 2020	528	2020
Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks Z Chen, M Johnson, L Wei, K Roy Proceedings of the 1998 international symposium on Low power electronics and …, 1998	516	1998
PUMA: A programmable ultra-efficient memristor-based accelerator for machine learning inference A Ankit, IE Hajj, SR Chalamalasetti, G Ndu, M Foltin, RS Williams, ... Proceedings of the twenty-fourth international conference on architectural …, 2019	506	2019
Roadmap of spin–orbit torques Q Shao, P Li, L Liu, H Yang, S Fukami, A Razavi, H Wu, K Wang, ... IEEE transactions on magnetics 57 (7), 1-39, 2021	441	2021
SALSA: Systematic logic synthesis of approximate circuits S Venkataramani, A Sabne, V Kozhikkottu, K Roy, A Raghunathan Proceedings of the 49th Annual Design Automation Conference, 796-801, 2012	414	2012
Design and optimization of dual-threshold circuits for low-voltage low-power applications L Wei, Z Chen, K Roy, MC Johnson, Y Ye, VK De IEEE Transactions on Very Large Scale Integration (VLSI) Systems 7 (1), 16-24, 1999	412	1999
Rmp-snn: Residual membrane potential neuron for enabling deeper high-accuracy and low-latency spiking neural network B Han, G Srinivasan, K Roy Proceedings of the IEEE/CVF conference on computer vision and pattern …, 2020	404	2020
Computing in memory with spin-transfer torque magnetic RAM S Jain, A Ranjan, K Roy, A Raghunathan IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26 (3), 470-483, 2017	402	2017

Sistem trenutno ne more izvesti postopka. Poskusite znova pozneje.

Članki 1–20

Št. navedb na leto

Podvojene navedbe

Združene navedbe

Dodajanje soavtorjevSoavtorji

Spremljaj

Navedeno

Soavtorji