| Vector indexed memory access plus arithmetic and/or logical operation processors, methods, systems, and instructions I Ermolaev, BL Toll, R Valentine, JC San Adrian, GB Doshi, RKV Malladi, ... US Patent 9,552,205, 2017 | 39 | 2017 |
| Partitioning and Data Mapping in Reconfigurable Cache and Scratchpad Memory--Based Architectures P Chakraborty, PR Panda, S Sen ACM Transactions on Design Automation of Electronic Systems (TODAES) 22 (1 …, 2016 | 13 | 2016 |
| SPM-Sieve: A framework for assisting data partitioning in scratch pad memory based systems P Chakraborty, PR Panda 2013 International Conference on Compilers, Architecture and Synthesis for …, 2013 | 13 | 2013 |
| Integrating software caches with scratch pad memory P Chakraborty, PR Panda Proceedings of the 2012 international conference on Compilers, architectures …, 2012 | 10 | 2012 |
| Evaluation of gem5 for performance modeling of ARM Cortex-R based embedded SoCs I Wang, P Chakraborty, ZY Xue, YF Lin Microprocessors & Microsystems 93 (C), 2022 | 7 | 2022 |
| Opportunity for compute partitioning in pursuit of energy-efficient systems P Chakraborty, G Doshi, S Shekhar, V Kumar ACM SIGPLAN Notices 51 (5), 92-101, 2016 | 2 | 2016 |
| Manycore processor architectures P Chakraborty, BN Swamy, PR Panda | 1 | 2019 |
| Multiple-class priority-based replacement policy for cache memory JF Cantin, P Chakraborty US Patent 8,615,636, 2013 | | 2013 |
| Know More T Ahmad, DK Sinha, PP Chakraborty, S Shekhar, SP Rai | | |
