Turnitin
降AI改写
早检测系统
早降重系统
Turnitin-UK版
万方检测-期刊版
维普编辑部版
Grammarly检测
Paperpass检测
checkpass检测
PaperYY检测
Energy harvesting techniques for internet of things (IoT)
The rapid growth of the Internet of Things (IoT) has accelerated strong interests in the
development of low-power wireless sensors. Today, wireless sensors are integrated within …
development of low-power wireless sensors. Today, wireless sensors are integrated within …
Smart energy optimization for massive IoT using artificial intelligence
The concept of a connected world using Internet of Things (IoT) has already taken pace
during this decade. The efficient hardware and high throughput networks have made it …
during this decade. The efficient hardware and high throughput networks have made it …
SleepRunner: A 28-nm FDSOI ULP Cortex-M0 MCU With ULL SRAM and UFBR PVT Compensation for 2.6–3.6-μW/DMIPS 40–80-MHz Active Mode and 131-nW/kB …
Preventing device obsolescence in Internet-of-things (IoT) is mandatory for its massive
deployment to be ecologically sustainable. This calls for ultralow-power (ULP) …
deployment to be ecologically sustainable. This calls for ultralow-power (ULP) …
Low-power retentive true single-phase-clocked flip-flop with redundant-precharge-free operation
H You, J Yuan, Z Yu, S Qiao - IEEE Transactions on Very Large …, 2021 - ieeexplore.ieee.org
As basic components, optimizing power consumption of flip-flops (FFs) can significantly
reduce the power of digital systems. In this article, an energy-efficient retentive true-single …
reduce the power of digital systems. In this article, an energy-efficient retentive true-single …
A Sub-μW Energy-Performance-Aware IoT SoC With a Triple-Mode Power Management Unit for System Performance Scaling, Fast DVFS, and Energy Minimization
This article presents an ultra-low-power (ULP) Internet-of-Things (IoT) system-on-chip (SoC)
using a triple-mode power management unit (PMU) to achieve self-adaptive power …
using a triple-mode power management unit (PMU) to achieve self-adaptive power …
[HTML][HTML] Day–Night architecture: Development of an ultra-low power RISC-V processor for wearable anomaly detection
In healthcare, anomaly detection has emerged as a central application. This study presents
an ultra-low power processor tailored for wearable devices dedicated to anomaly detection …
an ultra-low power processor tailored for wearable devices dedicated to anomaly detection …
C3MLS: An Ultra-Wide-Range Energy-Efficient Level Shifter With CCLS/CMLS Hybrid Structure
Level shifters (LSs) are essential circuit elements in digital integrated circuits with multiple
power domains. Cross-coupled LS (CCLS) and current mirror LS (CMLS) are the classical …
power domains. Cross-coupled LS (CCLS) and current mirror LS (CMLS) are the classical …
[HTML][HTML] Dynamic and static calibration of ultra-low-voltage, digital-based operational transconductance amplifiers
The calibration of the effects of process variations and device mismatch in Ultra Low Voltage
(ULV) Digital-Based Operational Transconductance Amplifiers (DB-OTAs) is addressed in …
(ULV) Digital-Based Operational Transconductance Amplifiers (DB-OTAs) is addressed in …
Sub-nW microcontroller with dual-mode logic and self-startup for battery-indifferent sensor nodes
In this article, a battery-indifferent microcontroller unit (MCU) with wide power-performance
scaling is presented to enable continuous operation with a sub-mm 2 on-chip solar cell …
scaling is presented to enable continuous operation with a sub-mm 2 on-chip solar cell …
Develo** TEI-aware ultralow-power SoC platforms for IoT end nodes
K Han, S Lee, KI Oh, Y Bae, H Jang… - IEEE Internet of …, 2020 - ieeexplore.ieee.org
Ranging from circuit-level characterization to designing a platform architecture, develo** a
design automation tool, and fabricating a System on Chip (SoC), this article deals with the …
design automation tool, and fabricating a System on Chip (SoC), this article deals with the …