Micro-injection moulded microneedles for drug delivery.

KJ Nair - 2016 - bradscholars.brad.ac.uk
The emergence of microneedle (MN) technologies offers a route for a pain free,
straightforward and efficient way of transdermal drug delivery, but technological barriers still …

Network interface sharing for SoCs based NoC

B Attia, W Chouchene, A Zitouni… - … , Computing and Control …, 2011 - ieeexplore.ieee.org
The demand for IP reuse and system level scalability in System-on-Chip designs is growing.
Network-on-chip constitutes a viable solution space to emerging SoC design challenges. In …

A low power network interface for network on chip

W Chouchene, B Attia, A Zitouni… - … Multi-Conference on …, 2011 - ieeexplore.ieee.org
In recent years, as SoC design research is actively conducted, a large number of IPs are
included in one system through network on chip. The real effort and time in using NoC is …

Design and implementation of low latency network interface for network on chip

B Attia, W Chouchene, A Zitouni… - … Design and Test …, 2010 - ieeexplore.ieee.org
The implementation of a high-performance network-on-chip (NoC) requires an efficient
design of the network interface (NI) unit that connects the switched network to the IP cores. In …

A modular router architecture desgin for Network on Chip

B Attia, W Chouchene, A Zitouni… - … Multi-Conference on …, 2011 - ieeexplore.ieee.org
Network on Chip is an efficient on-chip communication architecture for SoC architectures. It
enables the integration of a large number of computational and storage blocks on a single …

Design and implementation of network interface compatible OCP For packet based NOC

B abdelkrim zitouni, rached tourki - 5th International Conference …, 2010 - ieeexplore.ieee.org
The idea of using on chip packet switched networks for Interconnecting a large number of IP
cores is very practical for designing complex SoCs since it gives possibility of not only …

Performance Modelling and Evaluation of Network On Chip Under Bursty Traffic. Performance evaluation of communication networks using analytical and simulation …

HM Ibrahim - 2016 - bradscholars.brad.ac.uk
Physical constrains of integrated circuits (commonly called chip) in regards to size and finite
number of wires, has made the design of System-on-Chip (SoC) more interesting to study in …