Turnitin
降AI改写
早检测系统
早降重系统
Turnitin-UK版
万方检测-期刊版
维普编辑部版
Grammarly检测
Paperpass检测
checkpass检测
PaperYY检测
[หนังสือ][B] VLSI test principles and architectures: design for testability
This book is a comprehensive guide to new DFT methods that will show the readers how to
design a testable and quality product, drive down test cost, improve product quality and …
design a testable and quality product, drive down test cost, improve product quality and …
Statistical timing analysis: From basic principles to state of the art
Static-timing analysis (STA) has been one of the most pervasive and successful analysis
engines in the design of digital circuits for the last 20 years. However, in recent years, the …
engines in the design of digital circuits for the last 20 years. However, in recent years, the …
Characterizing reference locality in the WWW
The authors propose models for both temporal and spatial locality of reference in streams of
requests arriving at Web servers. They show that simple models based on document …
requests arriving at Web servers. They show that simple models based on document …
[หนังสือ][B] System-on-chip test architectures: nanometer design for testability
LT Wang, CE Stroud, NA Touba - 2010 - books.google.com
Modern electronics testing has a legacy of more than 40 years. The introduction of new
technologies, especially nanometer technologies with 90nm or smaller geometry, has …
technologies, especially nanometer technologies with 90nm or smaller geometry, has …
Effects of process variation in VLSI interconnects–a technical review
KG Verma, BK Kaushik, R Singh - Microelectronics International, 2009 - emerald.com
Purpose–Process variation has become a major concern in the design of many nanometer
circuits, including interconnect pipelines. The purpose of this paper is to provide a …
circuits, including interconnect pipelines. The purpose of this paper is to provide a …
Identifying resistive open defects in embedded cells under variations
Abstract Small Delay Faults (SDFs) due to weak defects and marginalities have to be
distinguished from extra delays due to process variations, since they may form a reliability …
distinguished from extra delays due to process variations, since they may form a reliability …
Fixed-time stabilization of periodic linear systems and its application to the elliptical spacecraft rendezvous
A smooth periodic delayed feedback (SPDF) control scheme is proposed for the fixed-time
stabilization problem of linear periodic systems subject to input delay. By investigating the …
stabilization problem of linear periodic systems subject to input delay. By investigating the …
Design automation and test solutions for monolithic 3D ICs
Monolithic 3D (M3D) is an emerging heterogeneous integration technology that overcomes
the limitations of the conventional through-silicon-via (TSV) and provides significant …
the limitations of the conventional through-silicon-via (TSV) and provides significant …
Test compaction for small-delay defects using an effective path selection scheme
D **ang, J Li, K Chakrabarty, X Lin - ACM Transactions on Design …, 2013 - dl.acm.org
Testing for small-delay defects (SDDs) requires fault-effect propagation along the longest
testable paths. However, identification of the longest testable paths requires high CPU time …
testable paths. However, identification of the longest testable paths requires high CPU time …
An effective approach to automatic functional processor test generation for small-delay faults
A Riefert, L Ciganda, M Sauer… - … , Automation & Test …, 2014 - ieeexplore.ieee.org
Functional microprocessor test methods provide several advantages compared to DFT
approaches, like reduced chip cost and at-speed execution. However, the automatic …
approaches, like reduced chip cost and at-speed execution. However, the automatic …