Via prefill in a fully aligned via

L Zhao, A Kolics, Y Dordi - US Patent App. 15/986,661, 2019 - Google Patents
[0010] FIGS. 1A-1E show cross-sectional schematic illus trations of an example fabrication of
semiconductor device structures using a dual damascene fabrication process according to …

Method for protecting cobalt plugs

SC Han, SD Chae, KH Yu - US Patent App. 16/277,744, 2019 - Google Patents
Methods are described for protecting cobalt (Co) metal plugs used for making electrical
connections within a semi conductor device. In one example, method includes provid ing a …

Self-aligned top via scheme

R **e, CC Yang, C Radens, J Li, K Cheng - US Patent 11,322,402, 2022 - Google Patents
(57) ABSTRACT A semiconductor device includes a base structure including a lower level
via and a lower level dielectric layer, a conductive pillar including an upper level line and an …

Method and structure for forming fully-aligned via

R **e, CJ Waskiewicz, CC Yang, H Huang - US Patent 11,244,861, 2022 - Google Patents
(57) ABSTRACT A method for manufacturing a semiconductor device includes forming a first
dielectric layer, and forming a second dielectric layer stacked on the first dielectric layer. In …

Top via with next level line selective growth

B Anderson, LA Clevenger, CJ Penny… - US Patent …, 2021 - Google Patents
Embodiments of the present invention are directed to fab rication methods and resulting
interconnect structures hav ing a conductive thin metal layer on a top via that promotes the …

Barrier-less prefilled via formation

NA Lanzillo, H Shobha, J Wang, LA Clevenger… - US Patent …, 2021 - Google Patents
(57) ABSTRACT A method for fabricating a semiconductor device includes forming one or
more layers including at least one of a liner and a barrier along surfaces of a first interlevel …

Structure and method to fabricate fully aligned via with reduced contact resistance

C Park, KCK Cheng, K Motoyama… - US Patent 11,094,580, 2021 - Google Patents
Techniques are provided to fabricate semiconductor devices. For example, a method
includes forming a lower level interconnect line having a first hardmask layer thereon and …

Semiconductor structure with fully aligned vias

EA De Silva, A Dutta, P Joseph, N Felix - US Patent 11,302,573, 2022 - Google Patents
(57) ABSTRACT A method of forming a semiconductor structure includes forming one or
more interconnect lines, the one or more interconnect lines including trenches of a first metal …

Interconnect structure having fully aligned vias

C Park, NA Lanzillo, CJ Penny, LA Clevenger… - US Patent …, 2021 - Google Patents
An interconnect structure includes an interlayer dielectric (ILD) having a cavity extending
therethrough along a first direction. A first electrically conductive strip is formed on a …

Semiconductor device

J Lee, J Baek, W You, K Han, S Bark - US Patent 11,776,906, 2023 - Google Patents
US11776906B2 - Semiconductor device - Google Patents US11776906B2 - Semiconductor
device - Google Patents Semiconductor device Download PDF Info Publication number …