Turnitin
降AI改写
早检测系统
早降重系统
Turnitin-UK版
万方检测-期刊版
维普编辑部版
Grammarly检测
Paperpass检测
checkpass检测
PaperYY检测
Weighted two-valued digit-set encodings: unifying efficient hardware representation schemes for redundant number systems
We introduce the notion of two-valued digit (twit) as a binary variable that can assume one of
two different integer values. Posibits, or simply bits, in {0, 1} and negabits in {-1, 0} …
two different integer values. Posibits, or simply bits, in {0, 1} and negabits in {-1, 0} …
A CC-based security engineering process evaluation model
J Lee, J Lee, S Lee, B Choi - Proceedings 27th Annual …, 2003 - ieeexplore.ieee.org
Common criteria (CC) provides only the standard for evaluating information security product
or system, namely target of evaluation (TOE). On the other hand, SSE-CMM provides the …
or system, namely target of evaluation (TOE). On the other hand, SSE-CMM provides the …
Technology diffusion in the society: Analyzing digital divide in the context of social class
Technology in general and the Internet in particular have often been seen as the" great
equalizer" in that it provides a level playing field for all individuals in the society in terms of …
equalizer" in that it provides a level playing field for all individuals in the society in terms of …
Constant-time addition with hybrid-redundant numbers: Theory and implementations
Hybrid-redundant number representation has provided a flexible framework for digit-parallel
addition in a manner that facilitates area-time tradeoffs for VLSI implementations via arbitrary …
addition in a manner that facilitates area-time tradeoffs for VLSI implementations via arbitrary …
[PDF][PDF] High-performance ternary (4: 2) compressor based on capacitive threshold logic
This paper presents a ternary (4: 2) compressor, which is an important component in
multiplication. However, the structure differs from the binary counterpart since the ternary …
multiplication. However, the structure differs from the binary counterpart since the ternary …
An improved maximally redundant signed digit adder
Signed digit (SD) number systems support digit-parallel carry-free addition, where the sum
digits absorb the possible signed carries in {− 1, 0, 1}. Radix-2h maximally redundant SD …
digits absorb the possible signed carries in {− 1, 0, 1}. Radix-2h maximally redundant SD …
Stored-transfer representations with weighted digit-set encodings for ultrahigh-speed arithmetic
Redundant representations play an important role in high-speed computer arithmetic. One
key reason is that such representations support carry-free addition, that is, addition in a …
key reason is that such representations support carry-free addition, that is, addition in a …
Weighted bit-set encodings for redundant digit sets: theory and applications
This paper aims to fill the gap between theoretical studies of redundant number
representation dealing with digit-level algorithms, without considering circuit-level details or …
representation dealing with digit-level algorithms, without considering circuit-level details or …
A new algorithm for carry-free addition of binary signed-digit numbers
K Schneider, A Willenbücher - 2014 IEEE 22nd Annual …, 2014 - ieeexplore.ieee.org
Signed-digit (SD) numbers generalize traditional radix numbers by allowing negative digits
within a certain range. Typically, this leads to redundant number representations that can be …
within a certain range. Typically, this leads to redundant number representations that can be …
A nonspeculative maximally redundant signed digit adder
Signed digit number systems provide the possibility of constant-time addition, where inter-
digit carry propagation is eliminated. Carry-free addition for signed digit number systems is …
digit carry propagation is eliminated. Carry-free addition for signed digit number systems is …