Performance evaluation of multipliers in reconfigurable hardware

[Free GPT-4]
[DeepSeek]
[PDF] uio.no

Runtime reconfigurable DSP unit using one's complement and Minimum Signed Digit

T Manderson, L Turner - 22nd International Conference on …, 2012 - ieeexplore.ieee.org
A runtime reconfigurable Digital Signal Processing (DSP) unit using one's complement data
and a Minimum Signed Digit (MSD) multiplier is described. The MSD multiplier changes the …
Salva Cita Citato da 2 Articoli correlati Tutte e 6 le versioni

Implementation of a Smart Sensor Node for Wireless Sensor Network Applications Using FPGAs

DR Perera, KS Mannathunga, R Dharmasiri… - … Gate Array (FPGA) …, 2016 - igi-global.com
Applications that involve monitoring of environmental parameters require measuring devices
to be placed at different geographical locations but are controlled centrally at a remote site …
Salva Cita Citato da 1 Articoli correlati Tutte e 3 le versioni