Turnitin
降AI改写
早检测系统
早降重系统
Turnitin-UK版
万方检测-期刊版
维普编辑部版
Grammarly检测
Paperpass检测
checkpass检测
PaperYY检测
A survey on techniques for improving the energy efficiency of large-scale distributed systems
The great amounts of energy consumed by large-scale computing and network systems,
such as data centers and supercomputers, have been a major source of concern in a society …
such as data centers and supercomputers, have been a major source of concern in a society …
A detailed and flexible cycle-accurate network-on-chip simulator
Network-on-Chips (NoCs) are becoming integral parts of modern microprocessors as the
number of cores and modules integrated on a single chip continues to increase. Research …
number of cores and modules integrated on a single chip continues to increase. Research …
Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives
To alleviate the complex communication problems that arise as the number of on-chip
components increases, network-on-chip (NoC) architectures have been recently proposed …
components increases, network-on-chip (NoC) architectures have been recently proposed …
Energy-and performance-aware map** for regular NoC architectures
In this paper, we present an algorithm which automatically maps a given set of intellectual
property onto a generic regular network-on-chip (NoC) architecture and constructs a …
property onto a generic regular network-on-chip (NoC) architecture and constructs a …
Orion: A power-performance simulator for interconnection networks
We present Orion, a power-performance interconnection network simulator that is capable of
providing detailed power characteristics, in addition to performance characteristics, to …
providing detailed power characteristics, in addition to performance characteristics, to …
Energy-aware map** for tile-based NoC architectures under performance constraints
In this paper, we present an algorithm which automatically maps the IPs/cores onto a
generic regular Network on Chip (NoC) architecture such that the total communication …
generic regular Network on Chip (NoC) architecture such that the total communication …
[CARTE][B] Three-dimensional integrated circuit design
Three-Dimensional Integrated Circuit Design, Second Eition, expands the original with more
than twice as much new content, adding the latest developments in circuit models …
than twice as much new content, adding the latest developments in circuit models …
Performance evaluation of cloud-based log file analysis with Apache Hadoop and Apache Spark
Log files are generated in many different formats by a plethora of devices and software. The
proper analysis of these files can lead to useful information about various aspects of each …
proper analysis of these files can lead to useful information about various aspects of each …
" It's a small world after all": NoC performance optimization via long-range link insertion
Networks-on-chip (NoCs) represent a promising solution to complex on-chip communication
problems. The NoC communication architectures considered so far are based on either …
problems. The NoC communication architectures considered so far are based on either …
ViChaR: A dynamic virtual channel regulator for network-on-chip routers
The advent of deep sub-micron technology has recently highlighted the criticality of the on-
chip interconnects. As diminishing feature sizes have led to increases in global wiring …
chip interconnects. As diminishing feature sizes have led to increases in global wiring …