Comprehensive Formal Verification of Observational Correctness for the CHERIoT-Ibex Processor

LE Ploix, A Armstrong, T Melham, R Lin… - arxiv preprint arxiv …, 2025 - arxiv.org
The CHERI architecture equips conventional RISC ISAs with significant architectural
extensions that provide a hardware-enforced mechanism for memory protection and …