Turnitin
降AI改写
早检测系统
早降重系统
Turnitin-UK版
万方检测-期刊版
维普编辑部版
Grammarly检测
Paperpass检测
checkpass检测
PaperYY检测
Animating and interacting with graphical evidence: Bringing courtrooms to life with virtual reconstructions
D Schofield - … Graphics, Imaging and Visualisation (CGIV 2007), 2007 - ieeexplore.ieee.org
Three-dimensional (3D) reconstructions of evidence offer great potential in the field of
forensic science. They can help in the presentation of complex spatial and temporal data to …
forensic science. They can help in the presentation of complex spatial and temporal data to …
Contributions to efficiency and robustness of quasi delay-insensitive circuits
FF Huemer - 2022 - repositum.tuwien.at
In the field of digital integrated circuits asynchronous and especially quasi delay-insensitive
(QDI) designs are known to have a high robustness against process, voltage and …
(QDI) designs are known to have a high robustness against process, voltage and …
On the complexity of hazard-free circuits
The problem of constructing hazard-free Boolean circuits dates back to the 1940s and is an
important problem in circuit design. Our main lower-bound result unconditionally shows the …
important problem in circuit design. Our main lower-bound result unconditionally shows the …
PALS: Distributed Gradient Clocking on Chip
Consider an arbitrary network of communicating modules on a chip, each requiring a local
signal telling it when to execute a computational step. There are three common solutions to …
signal telling it when to execute a computational step. There are three common solutions to …
Metastability-aware memory-efficient time-to-digital converters
We propose a novel method for transforming delay-line time-to-digital converters (TDCs) into
TDCs that output Gray code without relying on synchronizers. We formally prove that the …
TDCs that output Gray code without relying on synchronizers. We formally prove that the …
Near-optimal metastability-containing sorting networks
Metastability in digital circuits is a spurious mode of operation induced by violation of
setup/hold times of stateful components. It cannot be avoided deterministically when …
setup/hold times of stateful components. It cannot be avoided deterministically when …
Timing domain crossing using Muller pipelines
F Huemer, A Steininger - 2020 26th IEEE International …, 2020 - ieeexplore.ieee.org
The increasing complexity and modularity of contemporary systems, paired with increasing
parameter variabilities, makes the availability of flexible and robust, yet efficient, module …
parameter variabilities, makes the availability of flexible and robust, yet efficient, module …
Fast all-digital clock frequency adaptation circuit for voltage droop tolerance
In classical synchronous designs, supply voltage droops can be handled by accounting for
them in clock margins. However, this results in a significant performance hit even if droops …
them in clock margins. However, this results in a significant performance hit even if droops …
Karchmer-Wigderson games for hazard-free computation
We present a Karchmer-Wigderson game to study the complexity of hazard-free formulas.
This new game is both a generalization of the monotone Karchmer-Wigderson game and an …
This new game is both a generalization of the monotone Karchmer-Wigderson game and an …
An automation methodology for amelioration of SpyGlassCDC abstract view generation process
P Sharma, SK Patel - 2021 6th International Conference for …, 2021 - ieeexplore.ieee.org
The integration of numerous IPs with increasing RTL complexity over the system on chip
(SoC) has become a difficult task. In the SoC, multiple IPs are working on different clocks …
(SoC) has become a difficult task. In the SoC, multiple IPs are working on different clocks …