Turnitin
降AI改写
早检测系统
早降重系统
Turnitin-UK版
万方检测-期刊版
维普编辑部版
Grammarly检测
Paperpass检测
checkpass检测
PaperYY检测
A survey of high-speed high-resolution current steering DACs
X Li, L Zhou - Journal of Semiconductors, 2020 - iopscience.iop.org
Digital to analog converters (DAC) play an important role as a bridge connecting the analog
world and the digital world. With the rapid development of wireless communication …
world and the digital world. With the rapid development of wireless communication …
Demystifying and mitigating code-dependent switching distortions in current-steering DACs
This paper analyzes the intermodulation between the element transition rate and the output-
dependent unit switching distortion, ie, the switching distortion of one switching unit, in …
dependent unit switching distortion, ie, the switching distortion of one switching unit, in …
A 10-GS/s NRZ/mixing DAC with switching-glitch compensation achieving SFDR> 64/50 dBc over the first/second Nyquist zone
This article presents a high-linearity wide-bandwidth current-steering digital-to-analog
converter (DAC). To overcome the code-dependent current-switching glitch effect, which …
converter (DAC). To overcome the code-dependent current-switching glitch effect, which …
Glitch energy reduction and SFDR enhancement techniques for low-power binary-weighted current-steering DAC
This brief proposes a glitch reduction approach by dynamic capacitance compensation of
binary-weighted current switches in a current-steering digital-to-analog converter (DAC) …
binary-weighted current switches in a current-steering digital-to-analog converter (DAC) …
A 600-MS/s DAC with over 87-dB SFDR and 77-dB peak SNDR enabled by adaptive cancellation of static and dynamic mismatch error
This paper presents a Nyquist-rate current-steering digital-to-analog converter that achieves
a peak spurious-free dynamic range better than 87 dB and a peak signal-to-noise-and …
a peak spurious-free dynamic range better than 87 dB and a peak signal-to-noise-and …
Emerging steep-slope devices and circuits: Opportunities and challenges
While continuing the CMOS scaling-down becomes unprecedentedly more challenging than
before, intensive exploration on beyond-CMOS nanodevice technologies is an appealing …
before, intensive exploration on beyond-CMOS nanodevice technologies is an appealing …
A 16-Bit 4.0-GS/s Calibration-Free 65 nm DAC Achieving> 70 dBc SFDR and<− 80 dBc IM3 Up to 1 GHz With Enhanced Constant-Switching-Activity Data-Weighted …
This paper presents an approach to the mitigation of harmonic distortions in wideband
current-steering digital-to-analog converters (DACs). This approach enables code …
current-steering digital-to-analog converters (DACs). This approach enables code …
A 14-bit 1.0-GS/s dynamic element matching DAC with> 80 dB SFDR up to the Nyquist
A 14-bit 1.0-GS/s current-steering digital-to-analog converter (DAC) was designed in a 65-
nm CMOS process. For such current-steering DACs with a high sampling rate, the code …
nm CMOS process. For such current-steering DACs with a high sampling rate, the code …
A 14-bit 3-GS/s DAC achieving SFDR> 63dB up to 1.4 GHz with random differential-quad switching technique
F Wang, Z Wang, J Liu, F Yu - IEEE Transactions on Circuits …, 2021 - ieeexplore.ieee.org
This brief analyzes the data-dependent switching distortion and the image tone in the
current steering digital-to-analog converter (DAC). A switching scheme called random …
current steering digital-to-analog converter (DAC). A switching scheme called random …
An 8-bit 3.5 gs/s current steering dac for wireless applications
A segmented 8-bit 3.54 GS/s current-steering digital-to-analog converter (CSDAC) designed
and simulated in 130 nm CMOS technology. The spurious-free dynamic range (SFDR) that …
and simulated in 130 nm CMOS technology. The spurious-free dynamic range (SFDR) that …