A Data-Driven, Congestion-Aware and Open-Source Timing-Driven FPGA Placer Accelerated by GPUs

Better Together: Combining Analytical and Annealing Methods for FPGA Placement

RS Rajarathnam, K Thurmer, V Betz… - … Conference on Field …, 2024 - ieeexplore.ieee.org
Placement is a critical step in the FPGA design implementation flow that strongly impacts
routability and timing closure. Recent state-of-the-art academic analytical placers have …
Save Cite Related articles All 2 versionsFree GPT-4