Silicon and germanium nanowire electronics: physics of conventional and unconventional transistors

WM Weber, T Mikolajick - Reports on Progress in Physics, 2017 - iopscience.iop.org
Research in the field of electronics of 1D group-IV semiconductor structures has attracted
increasing attention over the past 15 years. The exceptional combination of the unique 1D …

Method of constructing a semiconductor device and structure

Z Or-Bach, DC Sekar, B Cronquist, I Beinglass… - US Patent …, 2012 - Google Patents
2011-12-06 Assigned to MONOLITHIC 3D INC. reassignment MONOLITHIC 3D INC.
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors …

Multilevel semiconductor device and structure with memory

Z Or-Bach, JW Han - US Patent 10,515,981, 2019 - Google Patents
US10515981B2 - Multilevel semiconductor device and structure with memory - Google
Patents US10515981B2 - Multilevel semiconductor device and structure with memory …

Method of forming three dimensional integrated circuit devices using layer transfer technique

Z Or-Bach, D Sekar, B Cronquist, Z Wurman - US Patent 8,642,416, 2014 - Google Patents
US8642416B2 - Method of forming three dimensional integrated circuit devices using layer
transfer technique - Google Patents US8642416B2 - Method of forming three dimensional …

Semiconductor device and structure

Z Or-Bach, B Cronquist, I Beinglass, JL De Jong… - US Patent …, 2013 - Google Patents
US8362482B2 - Semiconductor device and structure - Google Patents US8362482B2 -
Semiconductor device and structure - Google Patents Semiconductor device and structure Info …

Semiconductor device and structure

Z Or-Bach, B Cronquist, I Beinglass, JL De Jong… - US Patent …, 2013 - Google Patents
2011-03-25 Assigned to MONOLITHIC 3D INC. reassignment MONOLITHIC 3D INC.
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors …

Method for fabrication of a semiconductor device and structure

Z Or-Bach, DC Sekar, B Cronquist - US Patent 8,557,632, 2013 - Google Patents
US8557632B1 - Method for fabrication of a semiconductor device and structure - Google
Patents US8557632B1 - Method for fabrication of a semiconductor device and structure …

Semiconductor device and structure

Z Or-Bach, B Cronquist, I Beinglass, JL De Jong… - US Patent …, 2013 - Google Patents
2010-12-03 Assigned to NuPGA Corporation reassignment NuPGA Corporation
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors …

Simulation of the effect of parasitic channel height on characteristics of stacked gate-all-around nanosheet FET

Y Choi, K Lee, KY Kim, S Kim, J Lee, R Lee… - Solid-State …, 2020 - Elsevier
By using technology computer aided design (TCAD) simulation, the aim of this paper is to
investigate the effect of Si parasitic channel, which is placed under stacked nanosheet …

Semiconductor system and device

Z Or-Bach, D Sekar, B Cronquist, Z Wurman - US Patent 9,219,005, 2015 - Google Patents
US9219005B2 - Semiconductor system and device - Google Patents US9219005B2 -
Semiconductor system and device - Google Patents Semiconductor system and device …