Compensating for coupling during read operations of non-volatile memory

J Chen - US Patent 7,196,928, 2007 - Google Patents
Shifts in the apparent charge stored on a floating gate (or other charge storing element) of a
non-volatile memory cell can occur because of the coupling of an electric field based on the …

Read operation for non-volatile storage that includes compensation for coupling

Y Li, J Chen - US Patent 7,187,585, 2007 - Google Patents
Shifts in the apparent charge stored on a floating gate (or other charge storing element) of a
non-volatile memory cell can occur because of the coupling of an electric field based on the …

Compensating for coupling during programming

Y Li - US Patent 8,284,606, 2012 - Google Patents
US PATENT DOCUMENTS 5,220,531 A 6/1993 Blyth 5,386.422 A 1, 1995 Endoh 5,513,193
A 4, 1996 Hashimoto 5,521,865 A 5, 1996 Ohuchi 5,532.962 A 7, 1996 Auclair 5,570,315 A …

Compensating for coupling during read operations of non-volatile memory

J Chen - US Patent 7,315,477, 2008 - Google Patents
Shifts in the apparent charge stored on a floating gate (or other charge storing element) of a
non-volatile memory cell can occur because of the coupling of an electric field based on the …

System that compensates for coupling based on sensing a neighbor using coupling

Y Li, Y Fong - US Patent 7,602,647, 2009 - Google Patents
Shifts in the apparent charge stored on afloating gate (or other charge storing element) of a
non-volatile memory cell can occur because of the coupling of an electric field based on the …

Spare block management of non-volatile memories

SA Gorobets, AD Bennett, E Zilberman - US Patent 8,040,744, 2011 - Google Patents
5,479,638 5,485,595 5,532,962 5,570,315 5,595,924 5,619,448 5,625,590 5,640,529
5,661,053 5,671,388 5,712,180 5,751,634 5,761,128 5,768,192 5,774,397 5,798,968 …

Systems and methods for averaging error rates in non-volatile devices and storage systems

H Weingarten - US Patent 8,730,729, 2014 - Google Patents
G11C 11/34(2006.01)(57) ABSTRACT G11C 16/04(2006.01)[1041, 1/20(200601) A system
for storing a plurality of logical pages in a set of at (52) us CL least one? ash device, each …

Flash memory apparatus and methods using a plurality of decoding stages including optional use of concatenated BCH codes and/or designation of “first below” cells

H Weingarten, S Levy, M Katz - US Patent 8,335,977, 2012 - Google Patents
US8335977B2 - Flash memory apparatus and methods using a plurality of decoding stages
including optional use of concatenated BCH codes and/or designation of “first below” cells …

Non-volatile memory and method with write cache partition management methods

A Paley, SA Gorobets, E Zilberman, AD Bennett… - US Patent …, 2012 - Google Patents
(57) ABSTRACT A portion of a nonvolatile memory is partitioned from a main multi-level
memory array to operate as a cache. The cache memory is configured to store at less …

Data transfer flows for on-chip folding

J Huang, C Avila, LM Gavens, ND Hutchinson… - US Patent …, 2012 - Google Patents
(57) ABSTRACT A memory system and methods of its operation are presented. The memory
system includes a volatile buffer memory and a non-volatile memory circuit, Where the non …