Design and analysis of an efficient low power low delay low leakage clock keeper domino logic

[Free GPT-4]
[PDF] techrxiv.org

NMOS Based Dynamic Logic Design for High Speed Circuits

P Tharun, V Ramasubramanian - Authorea Preprints, 2024 - techrxiv.org
Domino logic circuits inherent speed and area efficiency benefits make them essential for
high-speed and low-power digital applications. However, particularly in contemporary …
Save Cite Related articles All 2 versionsFree GPT-4 View as HTML