Turnitin
降AI改写
早检测系统
早降重系统
Turnitin-UK版
万方检测-期刊版
维普编辑部版
Grammarly检测
Paperpass检测
checkpass检测
PaperYY检测
Machine learning for electronic design automation: A survey
With the down-scaling of CMOS technology, the design complexity of very large-scale
integrated is increasing. Although the application of machine learning (ML) techniques in …
integrated is increasing. Although the application of machine learning (ML) techniques in …
A survey of machine learning for computer architecture and systems
It has been a long time that computer architecture and systems are optimized for efficient
execution of machine learning (ML) models. Now, it is time to reconsider the relationship …
execution of machine learning (ML) models. Now, it is time to reconsider the relationship …
A graph placement methodology for fast chip design
Chip floorplanning is the engineering task of designing the physical layout of a computer
chip. Despite five decades of research, chip floorplanning has defied automation, requiring …
chip. Despite five decades of research, chip floorplanning has defied automation, requiring …
Chipformer: Transferable chip placement via offline decision transformer
Placement is a critical step in modern chip design, aiming to determine the positions of
circuit modules on the chip canvas. Recent works have shown that reinforcement learning …
circuit modules on the chip canvas. Recent works have shown that reinforcement learning …
Dreamplace: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement
Placement for very-large-scale integrated (VLSI) circuits is one of the most important steps
for design closure. This paper proposes a novel GPU-accelerated placement framework …
for design closure. This paper proposes a novel GPU-accelerated placement framework …
Maskplace: Fast chip placement via reinforced visual representation learning
Placement is an essential task in modern chip design, aiming at placing millions of circuit
modules on a 2D chip canvas. Unlike the human-centric solution, which requires months of …
modules on a 2D chip canvas. Unlike the human-centric solution, which requires months of …
A timing engine inspired graph neural network model for pre-routing slack prediction
Fast and accurate pre-routing timing prediction is essential for timing-driven placement since
repetitive routing and static timing analysis (STA) iterations are expensive and …
repetitive routing and static timing analysis (STA) iterations are expensive and …
Toward an open-source digital flow: First learnings from the openroad project
We describe the planned Alpha release of OpenROAD, an open-source end-to-end silicon
compiler. OpenROAD will help realize the goal of" democratization of hardware design", by …
compiler. OpenROAD will help realize the goal of" democratization of hardware design", by …
On joint learning for solving placement and routing in chip design
For its advantage in GPU acceleration and less dependency on human experts, machine
learning has been an emerging tool for solving the placement and routing problems, as two …
learning has been an emerging tool for solving the placement and routing problems, as two …
Autodmp: Automated dreamplace-based macro placement
A Agnesina, P Rajvanshi, T Yang, G Pradipta… - Proceedings of the …, 2023 - dl.acm.org
Macro placement is a critical very large-scale integration (VLSI) physical design problem
that significantly impacts the design power-performance-area (PPA) metrics. This paper …
that significantly impacts the design power-performance-area (PPA) metrics. This paper …