Turnitin
降AI改写
早检测系统
早降重系统
Turnitin-UK版
万方检测-期刊版
维普编辑部版
Grammarly检测
Paperpass检测
checkpass检测
PaperYY检测
Overview of digital design and finite-element analysis in modern power electronic packaging
Wide band gap (WBG) semiconductors require packaging with reduced parasitic inductance
and capacitance. To achieve this, new packaging solutions are proposed that increase …
and capacitance. To achieve this, new packaging solutions are proposed that increase …
Gate capacitance characterization of silicon carbide and silicon power MOSFETs revisited
R Stark, A Tsibizov… - … on Power Electronics, 2022 - ieeexplore.ieee.org
Capacitance–voltage (C–V) gate characteristics of power metal-oxide-semiconductor field-
effect transistors (mosfets) play an important role in the dynamic device performance. C–V …
effect transistors (mosfets) play an important role in the dynamic device performance. C–V …
Balancing the switching losses of paralleled SiC MOSFETs using a stepwise gate driver
This paper presents a multi-stage gate driver based on a switched gate resistor topology for
paralleled silicon carbide (SiC) metal-oxide-semiconductor field-effect transistors …
paralleled silicon carbide (SiC) metal-oxide-semiconductor field-effect transistors …
[HTML][HTML] Broadband circuit-oriented electromagnetic modeling for power electronics: 3-D PEEC solver vs. RLCG-solver
Broadband electromagnetic (EM) modeling increases in importance for virtual prototy** of
advanced power electronics systems (PES), enabling a more accurate prediction of fast …
advanced power electronics systems (PES), enabling a more accurate prediction of fast …
Parasitic Inductance Network Modeling Method for Power Module Inner Wirings Based on Inductance Matrix Measurement
In recent years, using SiC devices for fast switching have led to the miniaturization of power
modules. However, due to the high di/dt of fast switching, false triggering and parallel …
modules. However, due to the high di/dt of fast switching, false triggering and parallel …
Balancing unequal temperature distributions of parallel-connected SiC MOSFETs using an intelligent gate driver
In this paper, an intelligent gate driver for parallel-connected silicon carbide (SiC) metal-
oxide-semiconductor field-effect transistors (MOSFETs) is presented. Commercial gate …
oxide-semiconductor field-effect transistors (MOSFETs) is presented. Commercial gate …
[PDF][PDF] Measurement and mitigation of electromagnetic emissions of propulsion inverters for electric vehicles
K Oberdieck - 2020 - scholar.archive.org
A key characteristic of today's switched mode power converters is their conducted
electromagnetic emission (EME). To apply mitigation techniques with minimal weight …
electromagnetic emission (EME). To apply mitigation techniques with minimal weight …
Design of a closed-loop control to balance unequal temperature distributions of parallel-connected SiC MOSFETs
In this work, a gate driver is presented that allows to balance the temperature of parallel-
connected silicon carbide (SiC) metal-oxide-semiconductor field-effect transistors …
connected silicon carbide (SiC) metal-oxide-semiconductor field-effect transistors …
Temperature Dependence of On-State Inter-Terminal Capacitances (Cgd and Cgs) of SiC MOSFETs and Frequency Limitations of their Measurements
A Tsibizov, R Stark, U Grossner - Materials Science Forum, 2022 - Trans Tech Publ
Inter-terminal capacitances (ITCs) have major influence on the dynamic performance of
power SiC MOSFETs. Knowledge of the exact values for the ITCs is required in order to …
power SiC MOSFETs. Knowledge of the exact values for the ITCs is required in order to …
Comparison of FEA Techniques for Estimation of Power Module Parasitics
AN Lemmon, BT DeBoi - 2022 IEEE International Workshop on …, 2022 - ieeexplore.ieee.org
Finite element analysis (FEA) is a commonly used technique to estimate the parasitics of
semiconductor packaging structures such as multi-chip power modules (MCPMs). The shift …
semiconductor packaging structures such as multi-chip power modules (MCPMs). The shift …