Adaptive queued locking for control of speculative execution

SC Chen, A Kleen - US Patent 10,191,784, 2019 - Google Patents
Adaptive queued locking for control of speculative execu tion is disclosed. An example
apparatus includes a queue controller to control removal of threads from a queue that …

Method and apparatus utilizing non-uniformly distributed DRAM configurations and to detect in-range memory address matches

CC Kuo, S Lakshmanamurthy, R Natarajan… - US Patent …, 2007 - Google Patents
US7213099B2 - Method and apparatus utilizing non-uniformly distributed DRAM
configurations and to detect in-range memory address matches - Google Patents …

Object locking in a shared VM environment

RK McGuire, EJ Slattery, MA Webster - US Patent 7,035,870, 2006 - Google Patents
(57) ABSTRACT A system is provided which comprises multiple Java virtual machines
(VMs). Each VM is capable of running a plurality of threads. The system includes at least one …

Resource accessing with locking

JM Richter, JD Clark - US Patent 7,603,502, 2009 - Google Patents
Thread usage is managed when locking resources during the possibly-contentious
accessing of Such resources. In a described implementation, a thread that is executing a …

First thread lock management for distributed data systems

E Sandhya, A Kumar - US Patent 8,095,657, 2012 - Google Patents
4,399,504 A 8, 1983 Obermarck et al. 5,060,144 A 10/1991 Sipple et al. 5,140,685 A 8/1992
Sipple et al. 5,327,556 A 7, 1994 Mohan et al. 5,410,697 A 4/1995 Baird et al. 5,551,046 A 8 …

Cache-conscious concurrency control scheme for database systems

SK Cha, S Hwang, K Kim, K Kwon - US Patent 9,454,560, 2016 - Google Patents
An optimistic, latch-free index traversal (“OLFIT”) concurrency control scheme is disclosed
for an index structure for managing a database system. In each node of an index tree, the …

SRAM controller for parallel processor architecture including address and command queue and arbiter

MJ Adiletta, W Wheeler, J Redfield, D Cutter… - US Patent …, 2002 - Google Patents
A controller for a random access memory includes an address and command queue that
holds memory references from a plurality of micro control functional units. The address and …

Apparatus and method for starvation load balancing using a global run queue in a multiple run queue system

LB Brenner, LM Browning - US Patent 6,748,593, 2004 - Google Patents
The present invention provides apparatus and methods for Starvation load balancing by
using a global run queue in a multiple run queue System. Starvation load balancing is a …

Method and apparatus for efficient and precise datarace detection for multithreaded object-oriented programs

JD Choi, K Lee, RW O'callahan, V Sarkar… - US Patent …, 2009 - Google Patents
A method of detecting a datarace between first and second memory accesses within a
program, including: determining whether the first and second memory accesses are to the …

Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment

MB Rosenbluth, G Wolrich, D Bernstein - US Patent 7,216,204, 2007 - Google Patents
4.866, 664 4,868,735 4,992,934 5,008,808 5,073,864 5,113,516 5,140,685 5,142,676
5,142,683 5,155,831 5,155,854 5,165,025 5,166,872 5,168,555 5,173,897 5,247,671 …