Turnitin
降AI改写
早检测系统
早降重系统
Turnitin-UK版
万方检测-期刊版
维普编辑部版
Grammarly检测
Paperpass检测
checkpass检测
PaperYY检测
Dalorex: A data-local program execution and architecture for memory-bound applications
Applications with low data reuse and frequent irregular memory accesses, such as graph or
sparse linear algebra workloads, fail to scale well due to memory bottlenecks and poor core …
sparse linear algebra workloads, fail to scale well due to memory bottlenecks and poor core …
Hardware architectures for public key cryptography
This paper presents an overview of hardware implementations for the two commonly used
types of public key cryptography, ie RSA and elliptic curve cryptography, both based on …
types of public key cryptography, ie RSA and elliptic curve cryptography, both based on …
Chlorophyll: Synthesis-aided compiler for low-power spatial architectures
We developed Chlorophyll, a synthesis-aided programming model and compiler for the
GreenArrays GA144, an extremely minimalist low-power spatial architecture that requires …
GreenArrays GA144, an extremely minimalist low-power spatial architecture that requires …
Defect tolerance on the teramac custom computer
WB Culbertson, R Amerson, RJ Carter… - … . The 5th Annual …, 1997 - ieeexplore.ieee.org
Teramac is a large custom computer which works correctly despite the fact that three
quarters of its FPGAs contain defects. This is accomplished through unprecedented use of …
quarters of its FPGAs contain defects. This is accomplished through unprecedented use of …
Transmuter: Bridging the efficiency gap using memory and dataflow reconfiguration
With the end of Dennard scaling and Moore's law, it is becoming increasingly difficult to build
hardware for emerging applications that meet power and performance targets, while …
hardware for emerging applications that meet power and performance targets, while …
Versa: A 36-core systolic multiprocessor with dynamically reconfigurable interconnect and memory
We present Versa, an energy-efficient 36-core systolic multiprocessor with dynamically
reconfigurable interconnects and memory. Versa leverages reconfigurable functional units …
reconfigurable interconnects and memory. Versa leverages reconfigurable functional units …
Real-time FPGA-based Kalman filter for constant and non-constant velocity periodic error correction
Displacement measuring interferometry has high resolution and high dynamic range, which
is widely used in displacement metrology and sensor calibration. Due to beam leakage in …
is widely used in displacement metrology and sensor calibration. Due to beam leakage in …
Codesign tradeoffs for high-performance, low-power linear algebra architectures
As technology is reaching physical limits, reducing power consumption is a key issue on our
path to sustained performance. In this paper, we study fundamental tradeoffs and limits in …
path to sustained performance. In this paper, we study fundamental tradeoffs and limits in …
Dataflow-based parallelization of control-flow algorithms
Compared to control-flow architectures, dataflow architectures usually offer better
performances in high performance computing. Moreover, dataflow architectures consume …
performances in high performance computing. Moreover, dataflow architectures consume …
A multichannel and compact time to digital converter for time of flight positron emission tomography
This paper presents a novel multichannel time to digital converter (TDC) specifically
designed for the digitization of photon time of flight (TOF) and energy in positron emission …
designed for the digitization of photon time of flight (TOF) and energy in positron emission …