Area-efficient AdderNet hardware accelerator with merged adder tree structure
G Seo, S Ryu - IEICE Electronics Express, 2023 - jstage.jst.go.jp
This brief introduces an area-efficient AdderNet hardware accelerator. AdderNet replaces
multiply-accumulate computations of neural network processing with addition operations …
multiply-accumulate computations of neural network processing with addition operations …