Turnitin
降AI改写
早检测系统
早降重系统
Turnitin-UK版
万方检测-期刊版
维普编辑部版
Grammarly检测
Paperpass检测
checkpass检测
PaperYY检测
ReMap: Reliability management of peak-power-aware real-time embedded systems through task replication
Increasing power densities in future technology nodes is a crucial issue in multicore
platforms. As the number of cores increases in them, power budget constraints may prevent …
platforms. As the number of cores increases in them, power budget constraints may prevent …
Peak-power-aware primary-backup technique for efficient fault-tolerance in multicore embedded systems
Multicore platforms offer great potential for task-level redundancy to achieve a degree of
fault-tolerance/reliability in embedded systems by exploiting the idle cores. However, due to …
fault-tolerance/reliability in embedded systems by exploiting the idle cores. However, due to …
READY: Reliability-and deadline-aware power-budgeting for heterogeneous multicore systems
Tackling the dark silicon problem in a heterogeneous multicore system, the temperature
constraints across the system should be addressed carefully by assigning a proper set of …
constraints across the system should be addressed carefully by assigning a proper set of …
3D-DyCAC: Dynamic numerical-based mechanism for reducing crosstalk faults in 3D ICs
Z Shirmohammadi, HZ Sabzi… - 2017 IEEE International …, 2017 - ieeexplore.ieee.org
One of the cost-efficient fabrication approaches for connecting layers in three-dimensional
integrated circuits (3D ICs) is the use of through-silicon vias (TSVs). However, the large and …
integrated circuits (3D ICs) is the use of through-silicon vias (TSVs). However, the large and …
A comparative study of joint power and reliability management techniques in multicore embedded systems
Low power consumption and high-reliability are often major objectives in the design of
embedded systems. To reduce power consumption, embedded systems usually employ …
embedded systems. To reduce power consumption, embedded systems usually employ …
Op-fibo: an efficient forbidden pattern free CAC design
Z Shirmohammadi - Integration, 2019 - Elsevier
Occurring crosstalk fault between wires is among the significant reliability challenges in
transferring data between Processing Elements (PEs). Crosstalk fault occurs due to inter …
transferring data between Processing Elements (PEs). Crosstalk fault occurs due to inter …
DR: Overhead efficient RLC crosstalk avoidance code
Z Shirmohammadi, HZ Sabzi - 2018 8th International …, 2018 - ieeexplore.ieee.org
Recently proposed crosstalk avoidance coding mechanisms (CACs) are not able to prevent
inductance effects. For solving this problem, an efficient numerical-based CAC mechanism …
inductance effects. For solving this problem, an efficient numerical-based CAC mechanism …
SDT-free: An efficient crosstalk avoidance coding mechanism considering inductance effects
Z Shirmohammadi, SG Miremadi - 2017 7th International …, 2017 - ieeexplore.ieee.org
An efficient numeral-based coding mechanism, called SDT-free is proposed in this paper
that avoids crosstalk faults. The SDT-free coding mechanism completely removes bit …
that avoids crosstalk faults. The SDT-free coding mechanism completely removes bit …
3D-DPS: An efficient 3D-CAC for reliable data transfer in 3D ICs
Migration to Three Dimensional Integrated Circuits (3D ICs) can provide higher scalability,
higher throughput, and lower power consumption with respect to Two Dimensional …
higher throughput, and lower power consumption with respect to Two Dimensional …
On-Fly-TOD: an efficient mechanism for crosstalk fault reduction in WNoC
Abstract Hierarchical architecture of Wireless Network on Chips (WNoCs) composes of
wired level and wireless level. In this architecture, subnetworks in wired level are connected …
wired level and wireless level. In this architecture, subnetworks in wired level are connected …