(57) ABSTRACT A pipelined processor comprising a cache memory system, fetching
instructions for execution from a portion of said cache memory system, an instruction …

Mechanisms are provided, in a data processing system having a processor and a
transactional memory, for executing a transaction in the data processing system. These …

An apparatus and method is described herein for condition ally committing and/or
speculative checkpointing transac tions, which potentially results in dynamic resizing of trans …

Abstract Systems and methods for implementing a lightweight checkpoint technique for
resilience against soft errors are disclosed. The technique provides effective, safe, and …

5,063,497 A 1 1/1991 Cutler et al. 2004/0068501 A1 4/2004 McGoveran 5,471,591. A 1
1/1995 Edmondson et al. 2004/0162967 A1 8/2004 Tremblay et al. 5,504,900 A 4, 1996 Raz …

BACKGROUND The present application relates generally to an improved data processing
apparatus and method and more specifically to implementing transactional memory …

7,234,076 B2 6/2007 Daynes et al. 7.587, 615 B2 9/2009 McKenney 7,627,723 B1 12/2009
Bucket al. 7,685,347 B2 3, 2010 Gibbs 7,694,094 B2 4/2010 Sepe et al. 7,716,181 B2 5 …

(57) ABSTRACT A checkpointing method for creating a file representing a restorable state of
a virtual machine in a computing system, comprising identifying processes executing within …

A transaction is initiated within a computing environment, and based on detecting a program
event recording event, an interrupt is presented for the transaction. Subsequent to the …

6,009.261 A 12/1999 Scalzi et al. 2007/0288902 A1 12/2007 Lev et al. 6,035,313 A 3, 2000
Marchant 2007/0300013 A1 12/2007 Kitamura 6.19, 139 A 9, 2000 Traversat et al …