Strained-semiconductor-on-insulator device structures
TA Langdo, MT Currie, R Hammond… - US Patent …, 2006 - Google Patents
US6995430B2 - Strained-semiconductor-on-insulator device structures - Google Patents
US6995430B2 - Strained-semiconductor-on-insulator device structures - Google Patents …
US6995430B2 - Strained-semiconductor-on-insulator device structures - Google Patents …
Methods of forming strained-semiconductor-on-insulator finFET device structures
AJ Lochtefeld, TA Langdo, R Hammond… - US Patent …, 2006 - Google Patents
5,166,084 A 11, 1992 Pfester 6,033,995 A 3, 2000 Muller 5,177,583 A 1/1993 Endo et al.
6,058,044 A 5/2000 Sugiura et al. 5,202,284 A 4, 1993 Kamins et al. 6,059,895 A 5, 2000 …
6,058,044 A 5/2000 Sugiura et al. 5,202,284 A 4, 1993 Kamins et al. 6,059,895 A 5, 2000 …
Image sensor using thin-film SOI
NF Borrelli, MD Brady, RL Burt… - US Patent App. 11 …, 2008 - Google Patents
Systems and methods related to an image sensor of one or more embodiments include
Subjecting a donor semiconduc tor wafer to an ion implantation process to create an exfo …
Subjecting a donor semiconduc tor wafer to an ion implantation process to create an exfo …
Hybrid fin field-effect transistor structures and related methods
MT Currie - US Patent 8,183,627, 2012 - Google Patents
5,310,451 5,316,958 5,346,848 5,374,564 5,399,522 5,413,679 5,424,243 5.426, 069
5.426, 316 5.439, 843 5,442,205 5,461,243 5,461,250 5,462,883 5,476,813 5,479,033 …
5.426, 316 5.439, 843 5,442,205 5,461,243 5,461,250 5,462,883 5,476,813 5,479,033 …
CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs
E Fitzgerald, N Gerrish - US Patent App. 10/266,339, 2003 - Google Patents
(57) ABSTRACT A CMOS inverter having a heterostructure including a Si Substrate, a
relaxed SiGe layer on the Si Substrate, and a Strained Surface layer on said relaxed SiGe …
relaxed SiGe layer on the Si Substrate, and a Strained Surface layer on said relaxed SiGe …
Control of strain in device layers by prevention of relaxation
MT Currie - US Patent 7,335,545, 2008 - Google Patents
US7335545B2 - Control of strain in device layers by prevention of relaxation - Google Patents
US7335545B2 - Control of strain in device layers by prevention of relaxation - Google Patents …
US7335545B2 - Control of strain in device layers by prevention of relaxation - Google Patents …
Control of strain in device layers by selective relaxation
MT Currie - US Patent 7,307,273, 2007 - Google Patents
US PATENT DOCUMENTS 6,096,590 A 8, 2000 Chan et al. 6,103,559 A 8, 2000 Gardner et
al. 5,212,110 A 5, 1993 Pfiester et al. 6,103,597 A 8/2000 Aspar et al. 5,221,413 A 6, 1993 …
al. 5,212,110 A 5, 1993 Pfiester et al. 6,103,597 A 8/2000 Aspar et al. 5,221,413 A 6, 1993 …
Hybrid semiconductor-on-insulator structures and related methods
M Currie - US Patent App. 11/000,566, 2006 - Google Patents
US20060113603A1 - Hybrid semiconductor-on-insulator structures and related methods -
Google Patents US20060113603A1 - Hybrid semiconductor-on-insulator structures and related …
Google Patents US20060113603A1 - Hybrid semiconductor-on-insulator structures and related …
Strained silicon on insulator from film transfer and relaxation by hydrogen implantation
J Maa, JJ Lee, DJ Tweet, DR Evans… - US Patent …, 2006 - Google Patents
Transistors fabricated on Silicon-On-Insulator (SOI) sub Strate have significant advantages
Such as higher Speed, lower power and higher density than on bulk silicon wafer substrate …
Such as higher Speed, lower power and higher density than on bulk silicon wafer substrate …
Shallow trench isolation process
MT Currie, AJ Lochtefeld - US Patent 7,504,704, 2009 - Google Patents
US7504704B2 - Shallow trench isolation process - Google Patents US7504704B2 -
Shallow trench isolation process - Google Patents Shallow trench isolation process …
Shallow trench isolation process - Google Patents Shallow trench isolation process …