Turnitin
降AI改写
早检测系统
早降重系统
Turnitin-UK版
万方检测-期刊版
维普编辑部版
Grammarly检测
Paperpass检测
checkpass检测
PaperYY检测
A 16-GHz background-calibrated duty-cycled FMCW charge-pump PLL
PT Renukaswamy, K Vaesen… - IEEE Journal of Solid …, 2023 - ieeexplore.ieee.org
A 16-GHz charge-pump phase-locked loop (CP-PLL) for a robust duty-cycled frequency-
modulated continuous-wave (FMCW) radar chirp generation is presented. A duty-cycling …
modulated continuous-wave (FMCW) radar chirp generation is presented. A duty-cycling …
Neural network based adaptive dynamic surface control of nonaffine nonlinear systems with time delay and input hysteresis nonlinearities
X Wang, X Li, Q Wu, X Yin - Neurocomputing, 2019 - Elsevier
In this paper, neural networks (NNs)-based adaptive dynamic surface control is investigated
for a class of pure-feedback nonlinear systems with unknown time delay and input …
for a class of pure-feedback nonlinear systems with unknown time delay and input …
Adaptive neural tracking control for a class of uncertain switched nonlinear systems with unknown backlash-like hysteresis control input
X Wang, H Li, X Zhao - Neurocomputing, 2017 - Elsevier
This paper is concerned with the problem of adaptive tracking control for a class of uncertain
switched nonlinear systems. Completely unknown backlash-like hysteresis control input that …
switched nonlinear systems. Completely unknown backlash-like hysteresis control input that …
Adaptive neural tracking control for nonstrict‐feedback nonlinear systems with unknown backlash‐like hysteresis and unknown control directions
X Wang, X Yin, Q Wu, F Meng - International Journal of Robust …, 2018 - Wiley Online Library
In this paper, a neural network–based adaptive tracking control problem is investigated for a
class of nonstrict‐feedback nonlinear systems in the presence of unknown backlash‐like …
class of nonstrict‐feedback nonlinear systems in the presence of unknown backlash‐like …
Adaptive control based on Barrier Lyapunov function for a class of full-state constrained stochastic nonlinear systems with dead-zone and unmodeled dynamics
F Shen, X Wang, X Yin - … of the Institute of Measurement and …, 2021 - journals.sagepub.com
This paper investigates the problem of adaptive control based on Barrier Lyapunov function
for a class of full-state constrained stochastic nonlinear systems with dead-zone and …
for a class of full-state constrained stochastic nonlinear systems with dead-zone and …
[КНИГА][B] PLL Modulation and Mixed-Signal Calibration Techniques for FMCW Radar
PT Renukaswamy, N Markulic, J Craninckx - 2024 - Springer
The focus of this series is general topics, and applications about, and for, engineers and
scientists on a wide array of applications, methods and advances. Most titles cover subjects …
scientists on a wide array of applications, methods and advances. Most titles cover subjects …
An adaptive dynamic surface control of output constrained stochastic nonlinear systems with unknown control directions
F Shen, X Wang, X Yin, L ** - International Journal of Adaptive …, 2020 - Wiley Online Library
This article is concerned about an adaptive dynamic surface control (DSC) of output
constrained stochastic nonlinear systems with unknown control directions and unmodeled …
constrained stochastic nonlinear systems with unknown control directions and unmodeled …
A 16 GHz Duty-Cycled Charge Pump PLL-Based Chirp Synthesizer
In this chapter a duty cycling scheme is introduced to reduce the overall system power
consumption. A CP-PLL architecture is adopted to enable a fast startup and robust fast …
consumption. A CP-PLL architecture is adopted to enable a fast startup and robust fast …
[PDF][PDF] A delay locked loop for time-to-digital converterswith quick recovery and low hysteresis
This paper proposes the simulation results of a 1 GHz Delay Locked Loop (DLL) designed in
a 65 nm CMOS technology. The circuit was designed for harsh environments, in particular …
a 65 nm CMOS technology. The circuit was designed for harsh environments, in particular …
A 0.13-μm CMOS resonator-based frequency-doubling mechanism for clock recovery in a full-rate 40 Gb/s optical receiver
A clock recovery circuit for a full-rate 40 Gb/s optical receiver is presented. The proposed
circuit consists of a frequency doubling block, a mixer-based phase detector, and a 40 GHz …
circuit consists of a frequency doubling block, a mixer-based phase detector, and a 40 GHz …