Turnitin
降AI改写
早检测系统
早降重系统
Turnitin-UK版
万方检测-期刊版
维普编辑部版
Grammarly检测
Paperpass检测
checkpass检测
PaperYY检测
SoC issues for RF smart dust
Wireless sensor nodes are autonomous devices incorporating sensing, power, computation,
and communication into one system. Applications for large scale networks of these nodes …
and communication into one system. Applications for large scale networks of these nodes …
A 13-dB IIP3 improved low-power CMOS RF programmable gain amplifier using differential circuit transconductance linearization for various terrestrial mobile D-TV …
A CMOS RF digitally programmable gain amplifier (RF PGA), covering various terrestrial
mobile digital TV standards (DMB, ISDB-T, and DVB-H) is implemented as a part of a low-IF …
mobile digital TV standards (DMB, ISDB-T, and DVB-H) is implemented as a part of a low-IF …
Substrate noise coupling in SoC design: Modeling, avoidance, and validation
Issues related to substrate noise in system-on-chip design are described including the
physical phenomena responsible for its creation, coupling transmission mechanisms and …
physical phenomena responsible for its creation, coupling transmission mechanisms and …
Design automation and analysis of three-dimensional integrated circuits
S Das - 2004 - dspace.mit.edu
This dissertation concerns the design of circuits and systems for an emerging technology
known as three-dimensional integration. By stacking individual components, dice, or whole …
known as three-dimensional integration. By stacking individual components, dice, or whole …
Constraint-based layout-driven sizing of analog circuits
H Habal, H Graeb - … Transactions on Computer-Aided Design of …, 2011 - ieeexplore.ieee.org
A flow is presented for the automatic synthesis of an analog circuit layout based on a
schematic and a list of circuit design parameter values. The flow is driven by design …
schematic and a list of circuit design parameter values. The flow is driven by design …
Analog and digital circuit design in 65 nm CMOS: End of the road?
This introductory embedded tutorial gives an overview of the design problems at hand when
designing integrated electronic systems in nanometer-scale CMOS technologies. First, some …
designing integrated electronic systems in nanometer-scale CMOS technologies. First, some …
RF performance of a commercial SOI technology transferred onto a passivated HR silicon substrate
In this paper, we investigate the impact of a passivation layer on the performance of a
commercial high-resistivity (HR) SOI CMOS technology. The passivation layer consists of a …
commercial high-resistivity (HR) SOI CMOS technology. The passivation layer consists of a …
CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip
GGE Gielen - IEE Proceedings-Computers and Digital Techniques, 2005 - IET
The paper gives an overview of methods and tools that are needed to design and embed
analogue and RF blocks in mixed-signal integrated systems on chip (SoC). The design of …
analogue and RF blocks in mixed-signal integrated systems on chip (SoC). The design of …
A 4-Gb/s CMOS clock and data recovery circuit using 1/8-rate clock technique
SJ Song, SM Park, HJ Yoo - IEEE Journal of Solid-State …, 2003 - ieeexplore.ieee.org
A 4-Gb/s clock and data recovery (CDR) circuit is realized in a 0.25-μm standard CMOS
technology. The CDR circuit exploits 1/8-rate clock technique to facilitate the design of a …
technology. The CDR circuit exploits 1/8-rate clock technique to facilitate the design of a …
CAD solutions and outstanding challenges for mixed-signal and RF IC design
Addresses the problems and solutions that are posed by the design of mixed-signal
integrated systems on chip (SoC). These include problems in mixed-signal design …
integrated systems on chip (SoC). These include problems in mixed-signal design …