3-D hyperintegration and packaging technologies for micro-nano systems

JQ Lu - Proceedings of the IEEE, 2009 - ieeexplore.ieee.org
Three-dimensional (3-D) hyperintegration is an emerging technology, which vertically stacks
and interconnects multiple materials, technologies, and functional components to form …

Three-dimensional integrated circuits and the future of system-on-chip designs

RS Patti - Proceedings of the IEEE, 2006 - ieeexplore.ieee.org
Three-dimensional integrated circuits (3-D ICs) offer significant improvements over two-
dimensional circuits, and promise a solution to the severe problems that are being, and will …

[BOK][B] Three-dimensional integrated circuit design

VF Pavlidis, I Savidis, EG Friedman - 2017 - books.google.com
Three-Dimensional Integrated Circuit Design, Second Eition, expands the original with more
than twice as much new content, adding the latest developments in circuit models …

Ultra-thin chip technology and applications, a new paradigm in silicon technology

JN Burghartz, W Appel, C Harendt, H Rempp… - Solid-State …, 2010 - Elsevier
Ultra-thin chip technology has potential to provide solutions for overcoming bottlenecks in
silicon technology and for leading to new applications. This, however, requires new …

Fast thermal analysis for fixed-outline 3D floorplanning

Q Xu, S Chen - Integration, 2017 - Elsevier
Three dimensional integrated circuits (3D ICs) can alleviate the problem of interconnection,
a critical problem in the nanoscale era, and are also promising for heterogeneous …

Ultra-thin chips and related applications, a new paradigm in silicon technology

JN Burghartz, W Appel, C Harendt… - 2009 Proceedings of …, 2009 - ieeexplore.ieee.org
Ultra-thin chip technology has potential to provide solutions for overcoming bottlenecks in
silicon technology and for leading to new applications. This, however, requires new …

Combining the ant system algorithm and simulated annealing for 3D/2D fixed-outline floorplanning

Q Xu, S Chen, B Li - Applied Soft Computing, 2016 - Elsevier
Three dimensional integrated circuits (3D ICs) can alleviate the problem of interconnection,
a critical problem in the nanoscale era, and are also promising for heterogeneous …

Clustered fault tolerance TSV planning for 3-D integrated circuits

Q Xu, S Chen, X Xu, B Yu - IEEE Transactions on Computer …, 2017 - ieeexplore.ieee.org
In 3-D integrated circuits (3-D ICs), through silicon via (TSV) is a critical technique to provide
vertical connections. However, the yield and reliability challenge of TSV in industry is one of …

Multi-objective optimization in 3D Floorplanning

Z Jiang, Z Li, Z Yao - Electronics, 2024 - mdpi.com
Three-dimensional integrated circuits can significantly mitigate the challenges posed by
shrinking feature sizes and enable heterogeneous integration. This paper focuses on the 3D …

Adaptive 3D-IC TSV fault tolerance structure generation

S Chen, Q Xu, B Yu - … on Computer-Aided Design of Integrated …, 2018 - ieeexplore.ieee.org
In 3-D integrated circuits (3D-ICs), through silicon via (TSV) is a critical technique in
providing vertical connections. However, the yield is one of the key obstacles to adopt the …